전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

CORTEX-R82 데이터시트(PDF) 12 Page - Arm Limited (or its affiliates).

부품명 CORTEX-R82
상세설명  Arm Cortex-R82 Processor Datasheet
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ARM [Arm Limited (or its affiliates).]
홈페이지  https://www.arm.com/
Logo ARM - Arm Limited (or its affiliates).

CORTEX-R82 데이터시트(HTML) 12 Page - Arm Limited (or its affiliates).

Back Button CORTEX-R82 Datasheet HTML 5Page - Arm Limited (or its affiliates). CORTEX-R82 Datasheet HTML 6Page - Arm Limited (or its affiliates). CORTEX-R82 Datasheet HTML 7Page - Arm Limited (or its affiliates). CORTEX-R82 Datasheet HTML 8Page - Arm Limited (or its affiliates). CORTEX-R82 Datasheet HTML 9Page - Arm Limited (or its affiliates). CORTEX-R82 Datasheet HTML 10Page - Arm Limited (or its affiliates). CORTEX-R82 Datasheet HTML 11Page - Arm Limited (or its affiliates). CORTEX-R82 Datasheet HTML 12Page - Arm Limited (or its affiliates). CORTEX-R82 Datasheet HTML 13Page - Arm Limited (or its affiliates).  
Zoom Inzoom in Zoom Outzoom out
 12 / 13 page
background image
12
Cortex-R82 Configuration Options
Feature
Options
Cache protection
No RAM protection included.
RAM protection included.
ELA
No ELA included.
ELA included.
L2 cache size
No L2 cache.
L2 cache present with size of 128KB, 192KB, 256KB,
384KB, 512KB, 768KB, 1024KB, 1536KB, 2048KB,
3072KB, or 4096KB.
L2 cache data RAM input latency
1-cycle latency.
2-cycle latency.
2-cycle latency with an extra hold cycle.
L2 cache data RAM output latency
2-cycle latency.
3-cycle latency.
L2 cache data RAM output register slice
No register slice.
Register slice included.
L2 cache data RAMs clock pulse stretch
Stretched.
Not stretched.
Power on reset state for the Power Policy Units (PPUs)
Cluster and all core PPUs reset to off.
Cluster and core 0 PPUs reset to on. Any other
core PPUs reset to off.
Cluster and all core PPUs reset to on.
Number of EL2 Memory Protection Unit (MPU) regions
0, 16, or 32
Number of EL1 MPU regions
0, 16, or 32
Main master bus type
Main master is AXI-5.
Main master is CHI.
VMSA support
EL1-MMU included.
EL1-MMU not included.
Advanced SIMD and floating-point support
No Advanced SIMD and no floating-point
support included.
Advanced SIMD and half precision, single
precision, and double precision floating-point
functionality included.
Number of wait states incurred by
accesses to the ITCM
0, 1, 2, 3
ITCM clock pulse stretch
Stretched.
Not stretched.
Data Tightly Coupled Memory (DTCM) size
0 (DTCM logic is always present but the size can be 0),
16KB, 32KB, 64KB, 128KB, 256KB, 512KB, 1024KB.
Instruction Tightly Coupled Memory (ITCM) size
0 (ITCM logic is always present but the size can be 0),
16KB, 32KB, 64KB, 128KB, 256KB, 512KB, 1024KB.
Number of wait states that are incurred by
accesses to the DTCM
0,1, 2, 3
DTCM clock pulse stretch
Stretched.
Not stretched.
Supporting technical documents coming soon.
Learn more about the processor here.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com