 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ST10F271B 데이터시트(PDF) 91 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10F271B 데이터시트(HTML) 91 Page - STMicroelectronics |
|
|
91 / 180 page  ST10F271B/ST10F271E System reset 91/180 Figure 23. Synchronous long hardware RESET (EA = 1) P0[15:13] not transparent RSTF P0[12:2] transparent not t. P0[1:0] not t. not transparent FLARST RST ≤1 ms 1024+8 TCL ≤2 TCL 1) V RPD > 2.5V Asynchronous Reset not entered 200 µA Discharge RPD RSTOUT At this time RSTF is sampled LOW so it is definitely LONG reset (After Filter) RSTIN 1024+8 TCL ≤4 TCL2) ≤12 TCL ≤500 ns ≥ 50 ns ≤500 ns ≥ 50 ns ≤500 ns ≥ 50 ns IBUS-CS 7 TCL 1. If during the reset condition (RSTIN low), RPD voltage drops below the threshold voltage (about 2.5V for 5V operation), the asynchronous reset is then immediately entered. Even if RPD returns above the threshold, 2. Minimum RSTIN low pulse duration shall also be longer than 500ns to guarantee the pulse is not masked by the internal filter (refer to Section 21.1). Notes: not t. transparent not t. 3..4 TCL (Internal) the reset is defnitively taken as asynchronous. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
