전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TC9328AF 데이터시트(PDF) 21 Page - Toshiba Semiconductor

부품명 TC9328AF
상세설명  Portable Audio DTS Controller (DTS-21)
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TOSHIBA [Toshiba Semiconductor]
홈페이지  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TC9328AF 데이터시트(HTML) 21 Page - Toshiba Semiconductor

Back Button TC9328AF Datasheet HTML 17Page - Toshiba Semiconductor TC9328AF Datasheet HTML 18Page - Toshiba Semiconductor TC9328AF Datasheet HTML 19Page - Toshiba Semiconductor TC9328AF Datasheet HTML 20Page - Toshiba Semiconductor TC9328AF Datasheet HTML 21Page - Toshiba Semiconductor TC9328AF Datasheet HTML 22Page - Toshiba Semiconductor TC9328AF Datasheet HTML 23Page - Toshiba Semiconductor TC9328AF Datasheet HTML 24Page - Toshiba Semiconductor TC9328AF Datasheet HTML 25Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 84 page
background image
TC9328AF
2004-09-13
21
Machine Language (16 bits)
Instruc
-tion
Group
Mnemonic
Skip
Function
Function
Description
Operation
Description
IC
(6 bits)
A
(2 bits)
B
(4 bits)
C
(4 bits)
SHRC
M
Shift memory bits to
right direction with
carry
0
→ (M) b3 → (M) b2 →
(M) b1
→ (M) b0→ (CY)
111111
DR
DC
0000
RORC
M
Rotate memory bits
to right direction with
carry
(M) b3
→ (M) b2 →
(M) b1
→ (M) b0 →
(CY)
111111
DR
DC
0001
XCH
M
Exchange memory
bits mutually
(M) b3
⇔ (M) b0,
(M) b2
⇔ (M) b1
111111
DR
DC
0110
DAL
ADDR3, r
IF DAL bit
= 0 then
load program in page
0 to DATA register
(Note)
IF DAL bit
= 1 then
load program
memory referring to
DAL address register
to DATA register
(Note)
DATA
← [ADDR3 + (r)] p
in page 0
111110
ADDR3 (6 bits)
RN
At P
= “0” H, the
condition is CPU
waiting
(Soft wait mode)
WAIT
P
At P
= “1” H, expect
for clock generator,
all function is waiting
(Hard wait mode)
Wait at condition P
111111
P
⎯
0100
CKSTP
Clock generator stop
Stop clock generator to
MODE condition
111111
⎯
⎯
0101
NOOP
No operation
⎯
111111
⎯
⎯
1111
Note: The lower four bits among the ten-bit address of the program memory specified with the DAL instruction (DAL
ADDR3 and r) are addressed indirectly with the contents of the general register.
Note: The execution period for the DAL instruction is two machine cycles
Note: DAL bit and DAL address register (DA) are arranged on I/O map.
(
→ Refer to the register port item)
Note: When “1” is set to DAL bit and DAL instruction is executed, all the operand part becomes invalid and reference
address is used for DAL address register (DA). In this case, assign 0, 0 as dummy data for the operand.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com