57 / 61 page
VLSI
Solution
y
VS1103b
VS1103B
8. VS1103B REGISTERS
8.13.5 TxInt, 0x24
Normally contains the following VS DSP assembly code:
jmpi EMPTY_INT_ADDRESS,(i6)+1
The user may, at will, replace the instruction with a jmpi command to gain control over the UART TX
interrupt.
8.13.6 RxInt, 0x25
Normally contains the following VS DSP assembly code:
jmpi RX_INT_ADDRESS,(i6)+1
The user may, at will, replace the first instruction with a jmpi command to gain control over the UART
RX interrupt.
8.13.7 Timer0Int, 0x26
Normally contains the following VS DSP assembly code:
jmpi EMPTY_INT_ADDRESS,(i6)+1
The user may, at will, replace the first instruction with a jmpi command to gain control over the Timer
0 interrupt.
8.13.8 Timer1Int, 0x27
Normally contains the following VS DSP assembly code:
jmpi EMPTY_INT_ADDRESS,(i6)+1
The user may, at will, replace the first instruction with a jmpi command to gain control over the Timer
1 interrupt.
Version 1.01, 2007-09-03
57
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
