| 전자부품 데이터시트 검색엔진 |
|
TLP113 데이터시트(PDF) 4 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TLP113 데이터시트(HTML) 4 Page - Toshiba Semiconductor |
|
4 / 8 page ![]() TLP113 2007-10-01 4 Switching Characteristics (VCC=5V, Ta=25°C) Characteristic Symbol Test Cir − cuit Test Condition Min. Typ. Max. Unit Propagation delay time (H →L) tpHL 1 IF=0→16mA CL=15pF, RL=350Ω ― 60 120 ns Propagation delay time (L →H) tpLH 1 IF=16→0mA CL=15pF, RL=350Ω ― 60 120 ns Output rise −fall time (10 −90%) tr, tf 2 RL=350Ω, CL=15pF IF=0 16mA ― 30 ― ns Common mode transient imunity at high output level CMH 2 IF=0mA, VCM=200Vp−p VO(min)=2V, RL=350Ω ― 200 ― V / μs Common mode transient imunity at low output level CML 2 IF=16mA, VCM=200Vp−p VO(max)=0.8V, RL=350Ω ― −500 ― V / μs (Note 4) Device considered a two−terminal device: Pins 1 and 3 shorted together, and pins 4, 5 and 6 shorted together. (Note 5) The VCC supply voltage to each TLP113 isolator must be bypassed by 0.1μF capacitor, this can be either a ceramic or solid tantalum capacitor with good high frequency characteristic and should be connected as close as possible to package VCC and GND pins of each device. (Note 6) Maximum electrostatic discharge voltage for any pins: 180V(C=200pF, R=0) |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |