전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LP3958TL/NOPB 데이터시트(PDF) 21 Page - Texas Instruments

부품명 LP3958TL/NOPB
상세설명  Lighting Management Unit with High Voltage Boost Converter
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI2 [Texas Instruments]
홈페이지  https://www.ti.com
Logo TI2 - Texas Instruments

LP3958TL/NOPB 데이터시트(HTML) 21 Page - Texas Instruments

Back Button LP3958TL/NOPB Datasheet HTML 17Page - Texas Instruments LP3958TL/NOPB Datasheet HTML 18Page - Texas Instruments LP3958TL/NOPB Datasheet HTML 19Page - Texas Instruments LP3958TL/NOPB Datasheet HTML 20Page - Texas Instruments LP3958TL/NOPB Datasheet HTML 21Page - Texas Instruments LP3958TL/NOPB Datasheet HTML 22Page - Texas Instruments LP3958TL/NOPB Datasheet HTML 23Page - Texas Instruments LP3958TL/NOPB Datasheet HTML 24Page - Texas Instruments LP3958TL/NOPB Datasheet HTML 25Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 35 page
background image
ADR6
Bit7
ADR5
bit6
ADR4
bit5
ADR3
bit4
ADR2
bit3
ADR1
bit2
ADR0
bit1
R/W
bit0
MSB
LSB
I
2
C SLAVE address (chip address)
SDA
SCL
S
P
START condition
STO
P condition
LP3958
www.ti.com
SNVS423C – JANUARY 2006 – REVISED MARCH 2013
I2C START AND STOP CONDITIONS
START and STOP bits classify the beginning and the end of the I2C session. START condition is defined as SDA
signal transitioning from HIGH to LOW while SCL line is HIGH. STOP condition is defined as the SDA
transitioning from LOW to HIGH while SCL is HIGH. The I2C master always generates START and STOP bits.
The I2C bus is considered to be busy after START condition and free after STOP condition. During data
transmission, I2C master can generate repeated START conditions. First START and repeated START
conditions are equivalent, function-wise.
Figure 23. I2C Start and Stop Conditions
TRANSFERRING DATA
Every byte put on the SDA line must be eight bits long, with the most significant bit (MSB) being transferred first.
Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated
by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver
must pull down the SDA line during the 9th clock pulse, signifying an acknowledge. A receiver which has been
addressed must generate an acknowledge after each byte has been received.
After the START condition, the I2C master sends a chip address. This address is seven bits long followed by an
eighth bit which is a data direction bit (R/W). The LP3958 address is 59H (101 1001b). For the eighth bit, a “0”
indicates a WRITE and a “1” indicates a READ. This means that the first byte is B2H for WRITE and B3H for
READ. The second byte selects the register to which the data will be written. The third byte contains data to write
to the selected register.
Figure 24. I2C Chip Address
Register changes take an effect at the SCL rising edge during the last ACK from slave.
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
21
Product Folder Links: LP3958



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com