전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCM1741E/2K 데이터시트(PDF) 18 Page - Texas Instruments

부품명 PCM1741E/2K
상세설명  3.3V Single-Supply, 24-Bit, 96kHz Sampling Enhanced Multilevel, Delta-Sigma, Audio DIGITAL-TO-ANALOG CONVERTER
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI2 [Texas Instruments]
홈페이지  https://www.ti.com
Logo TI2 - Texas Instruments

PCM1741E/2K 데이터시트(HTML) 18 Page - Texas Instruments

Back Button PCM1741E/2K Datasheet HTML 14Page - Texas Instruments PCM1741E/2K Datasheet HTML 15Page - Texas Instruments PCM1741E/2K Datasheet HTML 16Page - Texas Instruments PCM1741E/2K Datasheet HTML 17Page - Texas Instruments PCM1741E/2K Datasheet HTML 18Page - Texas Instruments PCM1741E/2K Datasheet HTML 19Page - Texas Instruments PCM1741E/2K Datasheet HTML 20Page - Texas Instruments PCM1741E/2K Datasheet HTML 21Page - Texas Instruments PCM1741E/2K Datasheet HTML 22Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 24 page
background image
PCM1741
18
SBAS175
FIGURE 14. 8-Level Delta-Sigma Modulator.
+
Z–1
8-Level Quantizer
+
Z–1
+
Z–1
–
+
Z–1
+
+
8f
S
64f
S
PCM1741
V
CC
V
DD
DGND
Output
Circuits
RF Choke or Ferrite Bead
Common
Ground
AGND
DIGITAL SECTION
ANALOG SECTION
V
DD
Power Supplies
+3.3V
+V
S
AGND
REG
–V
S
FIGURE 13. Single-Supply PCB Layout.
Separate power supplies are recommended for the digital
and analog sections of the board. This prevents the switching
noise present on the digital supply from contaminating the
analog power supply and degrading the dynamic perfor-
mance of the PCM1741. In cases where a common +3.3V
supply must be used for the analog and digital sections, an
inductance (RF choke, ferrite bead) should be placed be-
tween the analog and digital +3.3V supply connections to
avoid coupling of the digital switching noise into the analog
circuitry. Figure 13 shows the recommended approach for
single-supply applications.
THEORY OF OPERATION
The delta-sigma section of the PCM1741 is based on an
8-level amplitude quantizer and a fourth-order noise shaper. This
section converts the oversampled input data to 8-level delta-sigma
format. A block diagram of the 8-level delta-sigma modulator is
shown in Figure 14. This 8-level delta-sigma modulator has the
advantage of stability and clock jitter sensitivity over the typical
one-bit (2-level) delta-sigma modulator. The combined
oversampling rate of the delta-sigma modulator and the interpo-
lation filter is 64fS.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com