| 전자부품 데이터시트 검색엔진 |
|
PIC16F753 데이터시트(PDF) 154 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC16F753 데이터시트(HTML) 154 Page - Microchip Technology |
|
154 / 230 page ![]() PIC16F753/HV753 DS40001709C-page 154 2013-2015 Microchip Technology Inc. TABLE 19-3: SUMMARY OF REGISTERS ASSOCIATED WITH BROWN-OUT RESET 19.3.5 TIME-OUT SEQUENCE On power-up, the time-out sequence is as follows: • PWRT time-out is invoked after POR has expired. • OST is activated after the PWRT time-out has expired. The total time-out will vary based on oscillator configuration and PWRTE bit status. For example, in EC mode with PWRTE bit erased (PWRT disabled), there will be no time-out at all. Figure 19-4, Figure 19-5 and Figure 19-6 depict time-out sequences. Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the time-outs will expire. Then, bringing MCLR high will begin execution immediately (see Figure 19-5). This is useful for testing purposes or to synchronize more than one PIC16F753/HV753 device operating in parallel. Table 19-5 shows the Reset conditions for some special registers, while Table 19-4 shows the Reset conditions for all the registers. 19.3.6 POWER CONTROL (PCON) REGISTER The Power Control register PCON (address 8Eh) has two Status bits to indicate what type of Reset occurred last. Bit 0 is BOR (Brown-out). BOR is unknown on Power- on Reset. It must then be set by the user and checked on subsequent Resets to see if BOR = 0, indicating that a Brown-out has occurred. The BOR Status bit is a “don’t care” and is not necessarily predictable if the brown-out circuit is disabled (BOREN<1:0> = 00 in the Configuration Word register). Bit 1 is POR (Power-on Reset). It is a ‘0’ on Power-on Reset and unaffected otherwise. The user must write a ‘1’ to this bit following a Power-on Reset. On a subse- quent Reset, if POR is ‘0’, it will indicate that a Power- on Reset has occurred (i.e., VDD may have gone too low). For more information, see Section 19.3.4 “Brown-out Reset (BOR)”. FIGURE 19-4: TIME-OUT SEQUENCE ON POWER-UP (DELAYED MCLR): CASE 1 Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register on Page PCON — — — — — —POR BOR 22 STATUS IRP RP1 RP0 TO PD Z DC C 15 Legend: u = unchanged, x = unknown, – = unimplemented bit, reads as ‘0’, q = value depends on condition. Shaded cells are not used by BOR. TPWRT TIOSCST VDD MCLR Internal POR PWRT Time-out OST Time-out Internal Reset |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |