21

TMP116, TMP116N

www.ti.com

SBOS740A – MAY 2017 – REVISED MAY 2019

Product Folder Links: TMP116

Submit Documentation Feedback

Copyright © 2017–2019, Texas Instruments Incorporated

7.5.3.1.5

SMBus Alert Function

The TMP116 supports the SMBus alert function. When the ALERT pin is connected to an SMBus alert signal and

a master senses that an alert condition is present, the master can send out an SMBus ALERT command (0001

1001) to the bus. If the ALERT pin is active, the device acknowledges the SMBus ALERT command and

responds by returning the slave address on the SDA line. The eighth bit (LSB) of the slave address byte

indicates if the alert condition is caused by the temperature exceeding T(HIGH) or falling below T(LOW). The LSB is

high if the temperature is greater than T(HIGH), or low if the temperature is less than T(LOW); see Figure 29 for

details of this sequence.

If multiple devices on the bus respond to the SMBus ALERT command, arbitration during the slave address

portion of the SMBus ALERT command determines which device clears the alert status of that device. The

device with the lowest two-wire address wins the arbitration. If the TMP116 wins the arbitration, the TMP116

ALERT pin becomes inactive at the completion of the SMBus ALERT command. If the TMP116 loses the

arbitration, the TMP116 ALERT pin remains active.

7.5.3.1.6

General-Call Reset Function

The TMP116 responds to a two-wire, general-call address (0000 000) if the eighth bit is 0. The device

acknowledges the general-call address and responds to commands in the second byte. If the second byte is

0000 0110, the TMP116 internal registers are reset to power-up values.

7.5.3.1.7

Timeout Function

The TMP116 resets the serial interface if the SCL line is held low by the master or the SDA line is held low by

the TMP116 for 35 ms (typical) between a START and STOP condition. The TMP116 releases the SDA line if

the SCL pin is pulled low and waits for a START condition from the host controller. To avoid activating the

timeout function, maintain a communication speed of at least 1 kHz for the SCL operating frequency.

7.5.3.1.8

Timing Diagrams

The TMP116 is two-wire, SMBus, and I2C interface-compatible. Figure 27 to Figure 30 describe the various

operations on the TMP116. Parameters for Figure 1 are defined in Two-Wire Interface Timing. Bus definitions

are:

Bus Idle: Both SDA and SCL lines remain high.

Start Data Transfer: A change in the state of the SDA line from high to low when the SCL line is high defines a

START condition. Each data transfer is initiated with a START condition.

Stop Data Transfer: A change in the state of the SDA line from low to high when the SCL line is high defines a

STOP condition. Each data transfer is terminated with a repeated START or STOP condition.

Data Transfer: The number of data bytes transferred between a START and a STOP condition is not limited and

is determined by the master device.

Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge bit. A device that

acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line

is stable low during the high period of the acknowledge clock pulse. Setup and hold times must be taken into

account. On a master receive, the termination of the data transfer can be signaled by the master generating a

not-acknowledge (1) on the last byte transmitted by the slave.