전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LP5562TMX/NOPB 데이터시트(PDF) 43 Page - Texas Instruments

부품명 LP5562TMX/NOPB
상세설명  LP5562 Four-Channel RGB- or White-LED Driver With Internal Program Memory and Independent Channel Control
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI2 [Texas Instruments]
홈페이지  https://www.ti.com
Logo TI2 - Texas Instruments

LP5562TMX/NOPB 데이터시트(HTML) 43 Page - Texas Instruments

Back Button LP5562TMX/NOPB Datasheet HTML 39Page - Texas Instruments LP5562TMX/NOPB Datasheet HTML 40Page - Texas Instruments LP5562TMX/NOPB Datasheet HTML 41Page - Texas Instruments LP5562TMX/NOPB Datasheet HTML 42Page - Texas Instruments LP5562TMX/NOPB Datasheet HTML 43Page - Texas Instruments LP5562TMX/NOPB Datasheet HTML 44Page - Texas Instruments LP5562TMX/NOPB Datasheet HTML 45Page - Texas Instruments LP5562TMX/NOPB Datasheet HTML 46Page - Texas Instruments LP5562TMX/NOPB Datasheet HTML 47Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 52 page
background image
W
VDD
CLK
32K
B
ADDR
SEL1
ADDR
SEL0
GND
G
SDA
SCL
EN/
VCC
R
TO
HOST
TO
HOST
TO
HOST
TO
HOST
BLUE
GREEN
RED
WHITE
VDD
GND
43
LP5562
www.ti.com
SNVS820B – APRIL 2013 – REVISED DECEMBER 2016
Product Folder Links: LP5562
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
9 Power Supply Recommendation
The LP5562 is intended to operate from a single cell lithium-ion battery or battery charger up to 5.5 V. The
resistance of the input supply rail should be low enough so that the input current transient does not cause too
high drop at the LP5562 VDD pin. If the input supply is also powering the LEDs and is connected by using long
wires additional bulk capacitance may be required in addition to the ceramic bypass capacitors in the VDD / LED
supply line.
10 Layout
10.1 Layout Guidelines
Figure 46 is a layout recommendation for the LP5562 used to demonstrate the principles of good layout. This
example is for a 2-layer PCB and a single LP5562 device. This layout can be adapted to the actual application
layout if/where possible. If multiple LP5562 devices are used in the application then not all the ADDRSEL pins
will be tied to ground. In that case a PCB using HDI process is needed to route ADDRSEL0 and GND bumps.
The VDD decoupling cap must be placed close to VDD bump, and the traces for W, R, G, and B bumps must be
sized to carry 25.5 mA.
10.2 Layout Example
Figure 46. LP5562 Layout Example



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com