전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

USB3300 데이터시트(PDF) 27 Page - SMSC Corporation

부품명 USB3300
상세설명  Hi-Speed USB Host, Device or OTG PHY with ULPI Low Pin Interface
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SMSC [SMSC Corporation]
홈페이지  http://www.smsc.com
Logo SMSC - SMSC Corporation

USB3300 데이터시트(HTML) 27 Page - SMSC Corporation

Back Button USB3300_07 Datasheet HTML 23Page - SMSC Corporation USB3300_07 Datasheet HTML 24Page - SMSC Corporation USB3300_07 Datasheet HTML 25Page - SMSC Corporation USB3300_07 Datasheet HTML 26Page - SMSC Corporation USB3300_07 Datasheet HTML 27Page - SMSC Corporation USB3300_07 Datasheet HTML 28Page - SMSC Corporation USB3300_07 Datasheet HTML 29Page - SMSC Corporation USB3300_07 Datasheet HTML 30Page - SMSC Corporation USB3300_07 Datasheet HTML 31Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 55 page
background image
Hi-Speed USB Host, Device or OTG PHY with ULPI Low Pin Interface
Datasheet
SMSC USB3300
27
Revision 1.08 (11-07-07)
DATASHEET
6.1.4.10
USB Interrupt Status Register: Address = 13h (read only with auto clear)
6.1.4.11
USB Interrupt Status: Address = 14h (read only with auto clear)
SessEnd Fall
3
1b
Generate an interrupt event notification when SessEnd changes
from high to low.
IdGnd Fall
4
1b
Generate an interrupt event notification when IdGnd changes
from high to low.
Reserved
7:5
0h
Driven low.
FIELD NAME
BIT
DEFAULT
DESCRIPTION
HostDisconnect
0
0b
Current value of the UTMI+ Hostdisconnect output. Applicable
only in host mode.
VbusValid
1
0b
Current value of the UTMI+ Vbusvalid output.
SessValid
2
0b
Current value of the UTMI+ SessValid output.
SessEnd
3
0b
Current value of the UTMI+ SessEnd output.
IdGnd
4
0b
Current value of the UTMI+ IdGnd output.
Reserved
7:5
0h
Driven low.
FIELD NAME
BIT
DEFAULT
DESCRIPTION
HostDisconnect Latch
0
0b
Set to 1b by the PHY when an unmasked event occurs on
Hostdisconnect. Cleared when this register is read. Applicable
only in host mode.
VbusValid Latch
1
0b
Set to 1b by the PHY when an unmasked event occurs on
VbusValid. Cleared when this register is read.
SessValid Latch
2
0b
Set to 1b by the PHY when an unmasked event occurs on
SessValid. Cleared when this register is read.
SessEnd Latch
3
0b
Set to 1b by the PHY when an unmasked event occurs on
SessEnd. Cleared when this register is read.
IdGnd Latch
4
0b
Set to 1b by the PHY when an unmasked event occurs on
IdGnd. Cleared when this register is read.
Reserved
7:5
0h
Driven low.
FIELD NAME
BIT
DEFAULT
DESCRIPTION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com