ADS8317

SBAS356D – JUNE 2007 – REVISED OCTOBER 2009 .................................................................................................................................................... www.ti.com

DIGITAL INTERFACE

After the fifth falling DCLOCK edge, DOUT is enabled

and outputs a low value for one clock period. For the

Signal Levels

next

16

DCLOCK

periods,

DOUT outputs the

conversion result, most significant bit first. After the

The ADS8317 has a wide range of power-supply

least significant bit (B0) has been output, subsequent

voltage. The A/D converter, as well as the digital

clocks repeat the output data, but in a least significant

interface circuit, is designed to accept and operate

bit first format.

from

2.7V

up

to

5.5V.

This

voltage

range

accommodates

different

logic

levels.

When

the

After

the

most

significant

bit

(B15)

has

been

ADS8317 power-supply voltage is in the range of

repeated, DOUT will 3-state. Subsequent clocks have

4.5V to 5.5V (5V logic level), the ADS8317 can be

no effect on the converter. A new conversion is

connected directly to another 5V, CMOS-integrated

initiated only when CS has been taken high and

circuit. When the ADS8317 power-supply voltage is in

returned low.

the range of 2.7V to 3.6V (3V logic level), the

ADS8317 can be connected directly to another 3.3V

Data Format

LVCMOS integrated circuit.

The output data from the ADS8317 are in binary twos

complement format, as shown in Table 1 and

Serial Interface

Figure 44. The table and figure represent the ideal

The ADS8317 communicates with microprocessors

output code for the given input voltage and do not

and other digital systems via a synchronous 3-wire

include the effects of offset, gain error, or noise.

serial

interface,

as

illustrated

in

the

Timing

Information section and Timing Characteristics . The

Table 1. Ideal Input Voltages and Output Codes

DCLOCK signal synchronizes the data transfer, with

DESCRIPTION

ANALOG VALUE

each bit being transmitted on the falling edge of

DIGITAL OUTPUT

Full-scale range

2 × VREF

BINARY TWOS COMPLEMENT

DCLOCK.

Most

receiving

systems

capture

the

bitstream on the rising edge of DCLOCK. However, if

Least significant

2 × VREF/65536

Binary

Hex

bit (LSB)

Code

Code

the minimum hold time for DOUT is acceptable, the

+Full scale

+VREF – 1 LSB

0111 1111 1111 1111

7FFF

system can use the falling edge of DCLOCK to

capture each bit.

Midscale

0V

0000 0000 0000 0000

0000

Midscale – 1 LSB

0V – 1 LSB

1111 1111 1111 1111

FFFF

A falling CS signal initiates the conversion and data

–Full scale

–VREF

1000 0000 0000 0000

8000

transfer. The first 4.5 to 5.0 clock periods of the

conversion cycle are used to sample the input signal.

20

Submit Documentation Feedback

Copyright © 2007–2009, Texas Instruments Incorporated

Product Folder Link(s): ADS8317