전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32WB10CCU5 데이터시트(PDF) 95 Page - STMicroelectronics

부품명 STM32WB10CCU5
상세설명  Multiprotocol wireless 32-bit MCU Arm®-based Cortex®-M4 with FPU, Bluetooth® 5.2 radio solution
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32WB10CCU5 데이터시트(HTML) 95 Page - STMicroelectronics

Back Button STM32WB10CCU5 Datasheet HTML 91Page - STMicroelectronics STM32WB10CCU5 Datasheet HTML 92Page - STMicroelectronics STM32WB10CCU5 Datasheet HTML 93Page - STMicroelectronics STM32WB10CCU5 Datasheet HTML 94Page - STMicroelectronics STM32WB10CCU5 Datasheet HTML 95Page - STMicroelectronics STM32WB10CCU5 Datasheet HTML 96Page - STMicroelectronics STM32WB10CCU5 Datasheet HTML 97Page - STMicroelectronics STM32WB10CCU5 Datasheet HTML 98Page - STMicroelectronics STM32WB10CCU5 Datasheet HTML 99Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 110 page
background image
DS13259 Rev 2
95/110
STM32WB10CC
Electrical characteristics
102
Figure 19. ADC accuracy characteristics
Figure 20. Typical connection diagram when using the ADC
with FT/TT pins featuring analog switch function
1. Refer to Table 66: ADC characteristics for the values of RAIN, RADC and CADC.
2. Cparasitic represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the
pad capacitance (refer to Table 61: I/O static characteristics for the value of the pad capacitance). A high
Cparasitic value downgrades the conversion accuracy. To remedy this fADC must be reduced.
3. Refer to Table 61: I/O static characteristics for the values of Ilkg.
4. Refer to Figure 10: Power supply scheme.
General PCB design guidelines
Power supply decoupling has to be performed as shown in Figure 10: Power supply
scheme. The 10 nF capacitor must be ceramic (good quality), placed as close as possible to
the chip.
MSv19880V6
(1) Example of an actual transfer curve
(2) Ideal transfer curve
(3) End-point correlation line
n = ADC resolution
ET = total unadjusted error: maximum deviation
between the actual and ideal transfer curves
EO = offset error: maximum deviation between the first
actual transition and the first ideal one
EG = gain error: deviation between the last ideal
transition and the last actual one
ED = differential linearity error: maximum deviation
between actual steps and the ideal one
EL = integral linearity error: maximum deviation between
any actual transition and the end point correlation line
2
n-1
7
6
5
4
3
2
1
0
Output code
EO
VSSA
2
n-2
2
n-3
VREF+ (VDDA)
ET
EL
ED
1 LSB ideal
EG
(1)
(2)
(3)
(or
)]
[1LSB =
VDDA
2
n
VREF+
2
n
MSv67871V3
Sample-and-hold ADC converter
Converter
Cparasitic
(2)
Ilkg
(3)
CADC
VDDA
(4)
RAIN
(1)
VAIN
RADC
VREF+
(4)
VSSA
I/O
analog
switch
Sampling
switch with
multiplexing
VSS
VSS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com