LS_ WDATA

LS_CLK

tw(H)

tw(L)

tc

50%

50%

50%

50%

50%

th

tsu

twindow

The low-speed interface is LPSDR and adheres to the Electrical Characteristics and AC/DC Operating Conditions table in JEDEC

Standard No. 209B, Low Power Double Data Rate (LPDDR) JESD209B.

Figure 5-3. LPSDR Switching Parameters

0.0 * VDD

0.2 * VDD

0.3 * VDD

0.7 * VDD

0.8 * VDD

1.0 * VDD

VIH(AC)

VIH(DC)

VIL(DC)

VIL(AC)

tf

tr

LS_CLK, LS_WDATA

0.0 * VDD

0.2 * VDD

0.8 * VDD

1.0 * VDD

tf

tr

DMD_DEN_ARSTZ

Figure 5-4. LPSDR Input Rise and Fall Slew Rate

Figure 5-5. SubLVDS Input Rise and Fall Slew Rate

DLP391TP

DLPS289A – JUNE 2025 – REVISED SEPTEMBER 2025

www.ti.com

14

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

Product Folder Links: DLP391TP