| 전자부품 데이터시트 검색엔진 |
|
ADV7182ABCPZ 데이터시트(PDF) 85 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADV7182ABCPZ 데이터시트(HTML) 85 Page - Analog Devices |
|
85 / 102 page ![]() Data Sheet ADV7182A Rev. 0 | Page 85 of 102 Main Map Bits (Shading Indicates Default State) Comments Notes Subaddress Register Bit Description 7 6 5 4 3 2 1 0 0xE2 SD offset Cr channel SD_OFF_Cr[7:0]; adjusts the hue by selecting the offset for the Cr channel 0 0 0 0 0 0 0 0 −312 mV offset applied to the Cr channel 1 0 0 0 0 0 0 0 0 mV offset applied to the Cr channel 1 1 1 1 1 1 1 1 +312 mV offset applied to the Cr channel 0xE3 SD saturation Cb channel SD_SAT_Cb[7:0]; adjusts the saturation by affecting gain on the Cb channel 0 0 0 0 0 0 0 0 Gain on Cb channel = −42 dB 1 0 0 0 0 0 0 0 Gain on Cb channel = 0 dB 1 1 1 1 1 1 1 1 Gain on Cb channel = +6 dB 0xE4 SD saturation Cr channel SD_SAT_Cr[7:0]; adjusts the saturation by affecting gain on the Cr channel 0 0 0 0 0 0 0 0 Gain on Cr channel = −42 dB 1 0 0 0 0 0 0 0 Gain on Cr channel = 0 dB 1 1 1 1 1 1 1 1 Gain on Cr channel = +6 dB 0xE5 NTSC VSYNC begin NVBEG[4:0]; number of lines after lCOUNT rollover to set V high 0 0 1 0 1 NTSC default (ITU-R BT.656) NVBEGSIGN 0 Sets to low when manual programming 1 Not suitable for user programming NVBEGDELE; delay V bit going high by one line relative to NVBEG (even field) 0 No delay 1 Additional delay by one line NVBEGDELO; delay V bit going high by one line relative to NVBEG (odd field) 0 No delay 1 Additional delay by one line 0xE6 NTSC VSYNC end NVEND[4:0]; number of lines after lCOUNT rollover to set V low 0 0 1 0 0 NTSC default (ITU-R BT.656) NVENDSIGN 0 Sets to low when manual programming 1 Not suitable for user programming NVENDDELE; delay V bit going low by one line relative to NVEND (even field) 0 No delay 1 Additional delay by one line NVENDDELO; delay V bit going low by one line relative to NVEND (odd field) 0 No delay 1 Additional delay by one line 0xE7 NTSC FIELD toggle NFTOG[4:0]; number of lines after lCOUNT rollover to toggle F signal 0 0 0 1 1 NTSC default NFTOGSIGN 0 Sets to low when manual programming 1 Not suitable for user programming NFTOGDELE; delay F transition by one line relative to NFTOG (even field) 0 No delay 1 Additional delay by one line NFTOGDELO; delay F transition by one line relative to NFTOG (odd field) 0 No delay 1 Additional delay by one line 0xE8 PAL VSYNC begin PVBEG[4:0]; number of lines after lCOUNT rollover to set V high 0 0 1 0 1 PAL default (ITU-R BT.656) PVBEGSIGN 0 Sets to low when manual programming 1 Not suitable for user programming PVBEGDELE; delay V bit going high by one line relative to PVBEG (even field) 0 No delay 1 Additional delay by one line PVBEGDELO; delay V bit going high by one line relative to PVBEG (odd field) 0 No delay 1 Additional delay by one line |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |