 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
STW4810CHDRLF 데이터시트(PDF) 67 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STW4810CHDRLF 데이터시트(HTML) 67 Page - STMicroelectronics |
|
|
67 / 78 page  STw4810 Electrical and timing characteristics 67/78 TPHC Propagation time from Host to card Figure 14 7ns TPCH Propagation time from card to host Figure 14 7ns TSHC Clock /data skew time from host to card Figure 14 Reference is CLKOUT +/- 0.5 ns TSCH Clock /data skew time from card to host Figure 14 Reference is MMCLK +/- 0.5 ns TR Rise time 3 ns TF Fall time 3 ns C1LINE Between multimedia processor & STw4810 Bus line capacitance f < 52 Mhz 20(3) pF C2LINE Between STw4810 & MMC card Bus line capacitance f < 52 MHz 20 + 20(4) pF 1. Guaranteed by design 2. MMC interface pull up resistors are in EMIF06-HCM01F2 device (7 K Ω for CMD; 75 KΩ for Data wires) 3. 20 pF for equivalent board parasitic capacitance. 4. 20 pF for EMIF06 protection + 20 pF for board parasitic capacitance. Table 51. SD/MMC card interface (continued) Symbol Description Test conditions Min. Typ. Max. Units |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
