전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADC32RF44IRMPR 데이터시트(PDF) 29 Page - Texas Instruments

부품명 ADC32RF44IRMPR
상세설명  ADC32RF44 Dual-Channel, 14-Bit, 2.6-GSPS, Analog-to-Digital Converter
PDF  135 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI2 [Texas Instruments]
홈페이지  https://www.ti.com
Logo TI2 - Texas Instruments

ADC32RF44IRMPR 데이터시트(HTML) 29 Page - Texas Instruments

Back Button ADC32RF44IRMPR Datasheet HTML 25Page - Texas Instruments ADC32RF44IRMPR Datasheet HTML 26Page - Texas Instruments ADC32RF44IRMPR Datasheet HTML 27Page - Texas Instruments ADC32RF44IRMPR Datasheet HTML 28Page - Texas Instruments ADC32RF44IRMPR Datasheet HTML 29Page - Texas Instruments ADC32RF44IRMPR Datasheet HTML 30Page - Texas Instruments ADC32RF44IRMPR Datasheet HTML 31Page - Texas Instruments ADC32RF44IRMPR Datasheet HTML 32Page - Texas Instruments ADC32RF44IRMPR Datasheet HTML 33Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 135 page
background image
CLKIN
SYSREF
1
st SYSREF pulse.
Only the input clock
divider is reset.
tDLL
(Must be Kept > 40 Ps)
2
nd SYSREF pulse. If
the MASK CLKDIV bit is
set, the clock divider
ignores this pulse and
any subsequent
SYSREF pulses.
3
rd SYSREF pulse.
The NCO phase and
LMFC counter are reset.
MASK CLKDIV SYSREF Register Bit
0
1 (The input clock divider ignores the SYSREF pulses.)
MASK NCO SYSREF Register Bit
(1)
0
1 (The NCO and LMFC counter of the JESD interface
ignore the SYSREF pulses.)
4
th SYSREF pulse (and
subsequent pulses).
Ignored by the input clock
divider, NCO, and the JESD
interface.
29
ADC32RF44
www.ti.com
SBAS809A – FEBRUARY 2017 – REVISED MARCH 2017
Product Folder Links: ADC32RF44
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
The SESREF use-cases can be classified broadly into two categories:
1. SYSREF is applied as aperiodic multi-shot pulses.
Figure 69 shows a case when only a counted number of pulses are applied as SYSREF to the ADC.
Alternatively, the SYSREF buffer can be powered down with the PDN SYSREF bit.
Figure 69. SYSREF Used as a Periodic, Finite Number of Pulses
After the first SYSREF pulse is applied, allow the DLL in the clock path to settle by waiting for the tDLL time (>
40 µs) before applying the second pulse. During this time, mask the SYSREF going to the input clock divider
by setting the MASK CLKDIV SYSREF bit so that the divider output phase remains stable. The NCO phase
and LMFC counter are reset on the third SYSREF pulse. After the third SYSREF pulse, the SYSREF going
to the NCO and JESD block can be disabled by setting the MASK NCO SYSREF bit to avoid any unwanted
resets.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com