| 전자부품 데이터시트 검색엔진 |
|
ASFC 데이터시트(PDF) 28 Page - Alliance Semiconductor Corporation |
|
|
|||||||||||||||||||||||||||||
ASFC 데이터시트(HTML) 28 Page - Alliance Semiconductor Corporation |
|
28 / 42 page ![]() 8.6 Bus Timing Specification in HS200 Mode HS200 Clock Timing Host CLK Timing in HS200 mode shall conform to the timing specified in Figure 18 and Table 27. CLK input shall satisfy the clock timing over all possible operation and environment conditions. CLK input parameters should be measured while CMD and DAT lines are stable high or low, as close as possible to the Device. The maximum frequency of HS200 is 200MHz. Hosts can use any frequency up to the maximum that HS200 mode allows. Figure 18: HS200 Clock Signal Timing Note 1: VIH denote VIH(min.) and VIL denotes VIL(max.). Note 2: VT=0.975V – Clock Threshold, indicates clock reference point for timing measurements. Table 27: HS200 Clock Signal Timing Symbol Min. Max. Unit Remark tPERIOD 5 - ns 200MHz (Max.), between rising edges tTLH, tTHL - 0.2* tPERIOD ns tTLH, tTHL < 1ns (max.) at 200MHz, CBGA=12pF, The absolute maximum value of tTLH, tTHL is 10ns regardless of clock frequency. Duty Cycle 30 70 % Confidential -28 /42- Rev.1.0 July 2023 32GB/64GB/128GB eMMC |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |