L9678P datasheet(161/215 Pages) STMICROELECTRONICS

161 / 215 page

DS11626 Rev 9

161/216

L9678P, L9678P-S

General purpose output (GPO) drivers

214

Figure 55. GPO driver block diagram - HS configuration

The drivers have to be configured in one of the two modes through the GPO Configuration

during the Init and Diag states.

When configured as high-side, the drivers need ER Boost voltage to be above the

VERBST_OK threshold to be enabled.

The default state of both drivers is off. The drivers can be independently activated via SPI

control bits on GPO Control Register (GPOCTRLx). In addition, a set point on the

GPOCTRLx will control the output drivers in PWM with a 125Hz frequency. If PWM control is

desired, user should set the needed set point in the GPOxPWM bits of the GPOCTRLx

while activating the interface. When all bits are set to '0', the GPOx output will be disabled.

PWM control is based on a 125 Hz frequency. 6 bits of GPOCTRLx are reserved to this

mode, in order to control the drivers with 64 total levels from a 0% to a full 100% duty cycle.

When both GPO channels are used in PWM Mode at the same frequency they are

synchronized to provide parallel configuration capability.

PWM control is implemented through a careful slew rate control to mitigate EMC emissions

while operating the interface. The driver output structure is designed to stand -1V on its

terminals and a +1V reverse voltage across source and drain.

The GPO driver is protected against short circuits and thermal overload conditions. The

output driver contains diagnostics available in the GPO Fault Status Register (GPOFLTSR).

All faults except for thermal overload will be latched until the GPOFLTSR register is read.

GAPGPS01654

ERBOOST

GPODx

GPOSx

Vref

Vin

2V5

10bits

Sel GPODx

Current limitation

Vin

22nF

Current

sense

PWM_CLK (125us )

Driver with

Slew Rate

Control

PWM

CTL

OUT

CTL

GPOFLTSR (GPOxDISABLE )

GPOCTRLx [ 5:0]

GPOCR(GPOxLS )

ERBOOST_OK

SET

CL R

SPI(WID=’GPOCR’ )

SSM_RESET

Temperature

sensor

Tjsd

SET

CL R

SET

CL R

GPOCTRLx [5:0]=0h

SSM_RESET

GPOFLTSR (GPOxTEMP )

SET

CL R

SET

CL R

SSM_RESET

SPI(RID=’GPOFLTSR’ )

Iopenload

Ilim

GPOFLTSR (GPOxOPN )

GPOFLTSR (GPOxLIM )

LOAD

L9678P 데이터시트(PDF) 161 Page - STMicroelectronics

L9678P 데이터시트(HTML) 161 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL