전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DAC8541Y/2K 데이터시트(PDF) 4 Page - Texas Instruments

부품명 DAC8541Y/2K
상세설명  16-BIT, SINGLE CHANNEL, PARALLEL INPUT DIGITAL-TO-ANALOG CONVERTER WITH RAIL-TO-RAIL VOLTAGE OUTPUT
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI2 [Texas Instruments]
홈페이지  https://www.ti.com
Logo TI2 - Texas Instruments

DAC8541Y/2K 데이터시트(HTML) 4 Page - Texas Instruments

  DAC8541Y/2K Datasheet HTML 1Page - Texas Instruments DAC8541Y/2K Datasheet HTML 2Page - Texas Instruments DAC8541Y/2K Datasheet HTML 3Page - Texas Instruments DAC8541Y/2K Datasheet HTML 4Page - Texas Instruments DAC8541Y/2K Datasheet HTML 5Page - Texas Instruments DAC8541Y/2K Datasheet HTML 6Page - Texas Instruments DAC8541Y/2K Datasheet HTML 7Page - Texas Instruments DAC8541Y/2K Datasheet HTML 8Page - Texas Instruments DAC8541Y/2K Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 26 page
background image
DAC8541
SLAS353 − DECEMBER 2001
4
www.ti.com
PBS PACKAGE
(TOP VIEW)
31 30 29 28 27
910
1
2
3
4
5
6
7
8
24
23
22
21
20
19
18
17
VOUT
VOUTSense
AGND
VREFL
VREFH
AVDD
DVDD
DGND
DB15
DB14
DB13
DB12
DB11
DB10
DB9
DB8
32
26
11 12 13 14 15 16
25
DAC8541
Terminal Functions
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
DB15−DB0
1−16
I/O
Data input/output, (pin 1-MSB: pin 16-LSB)
DGND
17
I
Digital ground
DVDD
18
I
Digital supply input, 1.8 V to 5.5 V
AVDD
19
I
Analog power supply input, 2.7 V to 5.5 V
VREFH
20
I
Positive reference voltage input (referenced to AGND)
VREFL
21
I
Negative reference voltage input (referenced to AGND), nominally VREFL = AGND
AGND
22
I
Analog ground
VOUTSense
23
I
Analog output sense. The feedback terminal of the output amplifier.
VOUT
24
O
Analog output voltage from DAC. The output amplifier has rail-to-rail operation.
PD0
25
I
Powerdown control bit 0
PD1
26
I
Powerdown control bit 1
BTC/USB
27
I
Data input format: binary twos complement or unipolar straight binary
RSTSEL
28
I
Reset VOUT on active RST to min-scale (RSTSEL = 0) or mid-scale (RSTSEL = 1)
RST
29
I
VOUT reset to min-scale or mid-scale, rising edge (Does not reset input register data.)
LDAC
30
I
Asynchronous load command, rising edge
R/W
31
I
Read/Write control input
CS
32
I
Chip select, active low



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com