전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

L9969X 데이터시트(PDF) 43 Page - STMicroelectronics

부품명 L9969X
상세설명  Automotive chip for single and dual H-bridge
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L9969X 데이터시트(HTML) 43 Page - STMicroelectronics

Back Button L9969X Datasheet HTML 39Page - STMicroelectronics L9969X Datasheet HTML 40Page - STMicroelectronics L9969X Datasheet HTML 41Page - STMicroelectronics L9969X Datasheet HTML 42Page - STMicroelectronics L9969X Datasheet HTML 43Page - STMicroelectronics L9969X Datasheet HTML 44Page - STMicroelectronics L9969X Datasheet HTML 45Page - STMicroelectronics L9969X Datasheet HTML 46Page - STMicroelectronics L9969X Datasheet HTML 47Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 70 page
background image
•
Invalid instruction/access: an instruction is invalid, if one of the following conditions is fulfilled: a) an
unused instruction code is detected (see Table 26), b) in case the previous transmission is not completed in
terms of internal data processing (violation of the minimum access-time).
If an invalid instruction is detected, no modifications of the registers of the H-bridge are allowed.
In case an unused instruction code has occurred, the data byte “FFhex” will be transmitted after having sent
the check byte. In order to guarantee the proper operation of the corresponding circuitry the active NSS
signal must be stable for at least 50ns. In addition any access is invalid if the number of SPI clock pulses
(falling edge) counted during active NSS differs from exactly 16 clock pulses.
A write access will be internally rejected (that is internal registers will not be affected) in case the number of
falling edges applied to the SPI input SCK during the access is not equal to 16.
3.2.7.4
SPI Instruction
The uppermost 2 bits of the instruction byte are reserved to feature extended chip addressing.
The individual chip address is an option and has to be defined in accordance to the SPI-Members sharing one
NSS line.
Only when the first two bits after the falling edge of NSS are matching, the H-bridge is allowed to transfer data on
SO.
Table 26. SPI Instruction byte
MSB
7
6
5
4
3
2
1
0
CPAD1
CPAD0
INST5
INST4
INST3
INST2
INST1
INST0
Bit
Name
Description
7
CPAD1 (INST7)
Chip Address: Mask-Option
Value: 0 (via pad configuration)
6
CPAD0 (INST6)
Chip Address: Mask-Option
Value: 0 (via pad configuration)
5…0
INST5
Read/Write:
Read: 0 Write: 1
4…0
INST4…0
SPI instruction
3.2.7.5
Check byte
Table 27. Check byte
MSB
7
6
5
4
3
2
1
0
Tristate Tristate
1
0
1
0
1
TRANS_F
Bit
Name
Description
7
-
Tri state ( high impedance )
6
-
Tri state ( high impedance )
5
-
Fixed to High
4
-
Fixed to Low
3
-
Fixed to High
2
-
Fixed to Low
1
-
Fixed to High
0
TRANS_F
Transfer-Failure: (reset value ‘0’)
TRANS_F = 0: Previous Transfer was recognized as valid;
L9969x
Functional description
DS14029 - Rev 6
page 43/70



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com