| 전자부품 데이터시트 검색엔진 |
|
INA745AIRELR 데이터시트(PDF) 38 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
INA745AIRELR 데이터시트(HTML) 38 Page - Texas Instruments |
|
38 / 50 page ![]() 8.4.2 Layout Example 2 1 7 14 Address Lines A1, A0 via to connect directly to VS, GND, SDA, or SCL to set device address I2C bus connections for clock and data (pullup resistors not shown) Place Vias connecting to inner or bottom layers as close as possible to the device. The number of vias required depends on operational current and ambient conditions Device Bypass Capacitor TI Device IS+ IS 1. All vias close to the pin pads must be tented. 2. All vias are either 8 mil/18 mil or 15 mil/25 mil with a 5 mill annular ring. 3. The distance between the IS+ and IS– power pours is 8 mil. 4. See EVM User's Guide for more specific layout recommendations and layers. Figure 8-5. INA745x Layout Example INA745A, INA745B SBOSAC3B – JULY 2023 – REVISED AUGUST 2025 www.ti.com 38 Submit Document Feedback Copyright © 2025 Texas Instruments Incorporated Product Folder Links: INA745A INA745B |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |