6 Pin Configuration and Functions

Pin Functions: Full-Duplex Device

1

V

CC1

16

V

CC2

2

GND1

15

GND2

3

R

14

A

4

RE

13

B

5

DE

12

Z

6

D

11

Y

7

NC

10

NC

8

GND1

9

GND2

Not to scale

Figure 6-1. DW Package 16-Pin SOIC Full-Duplex Device Top View

PIN

Type(1)

DESCRIPTION

NAME

NO.

A

14

I

Receiver non-inverting input on the bus side

B

13

I

Receiver inverting input on the bus side

D

6

I

Driver input

DE

5

I

Driver enable. This pin enables the driver output when high and disables the driver

output when low or open.

GND1(2)

2

—

Ground connection for VCC1

GND1(2)

8

—

Ground connection for VCC1

GND2(2)

9

—

Ground connection for VCC2

GND2(2)

15

—

Ground connection for VCC2

NC(3)

7

—

No internal connection

NC(3)

10

—

No internal connection

R

3

O

Receiver output

RE

4

I

Receiver enable. This pin disables the receiver output when high or open and enables

the receiver output when low.

VCC1

1

—

Logic-side power supply

VCC2

16

—

Transceiver-side power supply

Y

11

O

Driver non-inverting output

Z

12

O

Driver inverting output

(1)

I = Input, O = Output

(2)

For Logic side, both Pin 2 and Pin 8 must be connected to GND1. For Bus side, both Pin 9 and Pin 15 must be connected to GND2.

(3)

Device functionality is not affected if NC pins are connected to supply or ground on PCB

www.ti.com

ISO1450, ISO1452, ISO1410, ISO1412, ISO1430, ISO1432

SLLSF22H – APRIL 2018 – REVISED JUNE 2024

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

3

Product Folder Links: ISO1450 ISO1452 ISO1410 ISO1412 ISO1430 ISO1432