전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ISO7420FEDRG4 데이터시트(PDF) 17 Page - Texas Instruments

부품명 ISO7420FEDRG4
상세설명  ISO742x Low-Power Dual Channel Digital Isolators
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI2 [Texas Instruments]
홈페이지  https://www.ti.com
Logo TI2 - Texas Instruments

ISO7420FEDRG4 데이터시트(HTML) 17 Page - Texas Instruments

Back Button ISO7420FEDRG4 Datasheet HTML 13Page - Texas Instruments ISO7420FEDRG4 Datasheet HTML 14Page - Texas Instruments ISO7420FEDRG4 Datasheet HTML 15Page - Texas Instruments ISO7420FEDRG4 Datasheet HTML 16Page - Texas Instruments ISO7420FEDRG4 Datasheet HTML 17Page - Texas Instruments ISO7420FEDRG4 Datasheet HTML 18Page - Texas Instruments ISO7420FEDRG4 Datasheet HTML 19Page - Texas Instruments ISO7420FEDRG4 Datasheet HTML 20Page - Texas Instruments ISO7420FEDRG4 Datasheet HTML 21Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 35 page
background image
ISO7420E, ISO7420FE, ISO7421E, ISO7421FE
www.ti.com
SLLSE45F – DECEMBER 2010 – REVISED JULY 2015
8.3 Feature Description
ISO742x are available in multiple channel configurations and default output state options to enable wide variety
of application uses.
PRODUCT
DATA RATE
DEFAULT OUTPUT
RATED TA
CHANNEL DIRECTION
ISO7420E
High
Same
ISO7420FE
Low
50 Mbps
–40°C to 125°C
ISO7421E
High
Opposite
ISO7421FE
Low
8.3.1 Insulation and Safety-Related Specifications for D-8 Package
over recommended operating conditions (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
L(I01)
Minimum air gap (clearance)
Shortest terminal-to-terminal distance through air
4
mm
Minimum external tracking
Shortest terminal-to-terminal distance across the
L(I02)
4
mm
(creepage)
package surface
Tracking resistance (comparative
CTI
DIN EN 60112 (VDE 0303-11); IEC 60112
>400
V
tracking index)
Minimum internal gap (internal
Distance through the insulation
0.014
mm
clearance)
VIO = 500 V, TA = 25°C
>1012
Ω
Isolation resistance, input to
RIO
output(1)
VIO = 500 V, 100°C ≤ TA ≤ max
>1011
Ω
Barrier capacitance, input to
CIO
VIO = 0.4 sin (2πft), f = 1 MHz
1
pF
output(1)
CI
Input capacitance(2)
VI = VCC/2 + 0.4 sin (2πft), f = 1 MHz, VCC = 5 V
1
pF
(1)
All pins on each side of the barrier tied together creating a two-terminal device.
(2)
Measured from input pin to ground.
NOTE
Creepage and clearance requirements should be applied according to the specific
equipment isolation standards of an application. Care should be taken to maintain the
creepage and clearance distance of a board design to ensure that the mounting pads of
the isolator on the printed-circuit board do not reduce this distance.
Creepage and clearance on a printed-circuit board become equal in certain cases.
Techniques such as inserting grooves and/or ribs on a printed circuit board are used to
help increase these specifications.
Copyright © 2010–2015, Texas Instruments Incorporated
Submit Documentation Feedback
17
Product Folder Links: ISO7420E ISO7420FE ISO7421E ISO7421FE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com