EF9345 datasheet(14/38 Pages) STMICROELECTRONICS

14 / 38 page

Insert Modes : PAT(4:5)

During retrace, margin and extended margin peri-

ods, the I output pin delivers the value of the insert

margin attribute.

I= IM = MAT4

During active line period, the I output state is con-

trolled by the Insert Mode and i, the insert attribute

of each character. The I output pin may have

several uses (see Figure 12) :

- As a margin/active area signal in the active area

mark mode.

- As a character per character marker signal in the

character mark mode.

- As a video mixing signal in the two remaining

modes, provided that the EF9345 has been ver-

tically and horizontally synchronized with an ex-

ternal video source : the I pin allows mixing RGB

outputs (I = 1) and the external video signal

(I = 0). This mixing can be achieve by switching

or Oring. It may occur for the complete character

window (Boxing Mode) or only for the foreground

pixels (Inlay Mode).

Table 3 : Video Outputs During Active Periods

Insert Mode

Char. Level

Outputs

Pixels

(1)

R, G, B

(2)

Active Area Mark

–

Character Mark

0–

1–

Boxing

–

BLACK

1–

Inlay

–

BLACK

BACKGND

BLACK

FOREGND

Notes :

Pixel type :

– : Dont’t care.

FOREGRND = A fo reground pixel is :

- Any pixel of a quadrichrome cha racter,

- A pixel of a bichrome character ge nerated from a ”1” in the

character generator cell.

RGB outputs :

X : Not affected.

BLACK : Forced to low level.

Timing Generator Options : TGS(0:4)

TGS(0:1) select the number of lines per frame :

TGS1

TGS0

LINES

312

NON INTERLACED

262

312.5

INTERLACED

262.5

The composite incoming SYNC IN signal is sepa-

rated into 2 internals signals :

- Vertical Synchronization In (VSI),

- Horizontal Synchronization In (HSI).

TGS3 enable VSI to reset the internal line count.

SYNC IN input is sampled at the beginning of the

active area of each line. When the sample transits

from 1 to 0, the line count is reset at the end of the

current line.

TGS2 enables HSI to control an internal digital

phase lock loop. HSI and on-chip generated HS

Out are considered as in phase if their leading

edges match at

±1 clock period.

When they are out of phase, the line period is

lengthened by 1 clock period (

≈80ns).

TGS4 controls the SYNC OUT pins configuration :

TGS4

HVS / HS

PC / VS

Composite Sync

H Sync Out

V Sync Out

PC is the output of the on-chip phase comparator.

An external VCXO allows a smoother horizontal

phase lock than the internal scheme.

÷6

SYNC IN

HVS/HS

CLK

Figure 12

EF9345

14/38

EF9345 데이터시트(PDF) 14 Page - STMicroelectronics

EF9345 데이터시트(HTML) 14 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

데이터시트 다운로드

링크 URL