| 전자부품 데이터시트 검색엔진 |
|
STA1080 데이터시트(PDF) 92 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA1080 데이터시트(HTML) 92 Page - STMicroelectronics |
|
92 / 127 page ![]() Electrical Characteristics STA108x, STA109x 92/127 DS13319 Rev 2 4.19.2 Clock Constraint A frequency clock relationship must be always respected in the configuration of HCLK and SQI_CLK. This condition must be respected to ensure that the system works correctly in all voltage, temperature and process conditions. PLL1 SSCG (Spread Spectrum Clock Generation) Disabled Figure 31. PLL1 Clock Diagram (SSCG Disabled) The constraint to be respected is: PLL1 SSCG (Spread Spectrum Clock Generation) Enabled Figure 32. PLL1 Clock Diagram (SSCG Enabled) The constraint to be respected is: If the Spread Spectrum clock modulation is applied in the configuration of PLL1, the real clock will be modulated between HCLK and HCLKMIN, so the minimum frequency of HCLK (HCLKMIN) will be lower than HCLK by 2 % or 4 % depending on the configured modulation width. With respect to HCLK, the constraint is expressed as: where SSCG = 0, 0.02, 0.04 HCLK SQI_CLK 2 ---------------------------- 1.15 HCLKMIN SQI_CLK 2 ---------------------------- 1.15 HCLK SQI_CLK 2 ---------------------------- 1.15 1 SSCG – --------------------------- |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |