 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
CY8CKIT-059 데이터시트(PDF) 127 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
CY8CKIT-059 데이터시트(HTML) 127 Page - Infineon Technologies AG |
|
|
127 / 140 page  Document Number: 001-84932 Rev. *N Page 126 of 139 PSoC® 5LP: CY8C58LP Family Datasheet 11.9.3 MHz External Crystal Oscillator For more information on crystal or ceramic resonator selection for the MHzECO, refer to application note AN54439: PSoC 3 and PSoC 5 External Oscillators. 11.9.4 kHz External Crystal Oscillator 11.9.5 External Clock Reference 11.9.6 Phase-Locked Loop Table 11-83. MHzECO DC Specifications Parameter Description Conditions Min Typ Max Units ICC Operating current[103] 13.56 MHz crystal – 3.8 – mA Table 11-84. MHzECO AC Specifications Parameter Description Conditions Min Typ Max Units F Crystal frequency range 4 – 25 MHz Table 11-85. kHzECO DC Specifications[103] Parameter Description Conditions Min Typ Max Units ICC Operating current Low power mode; CL = 6 pF – 0.25 1.0 µA DL Drive level – – 1 µW Table 11-86. kHzECO AC Specifications[103] Parameter Description Conditions Min Typ Max Units F Frequency – 32.768 – kHz TON Startup time High power mode – 1 – s Table 11-87. External Clock Reference AC Specifications[103] Parameter Description Conditions Min Typ Max Units External frequency range 0 – 33 MHz Input duty cycle range Measured at VDDIO/2 30 50 70 % Input edge rate VIL to VIH 0.5 – – V/ns Table 11-88. PLL DC Specifications Parameter Description Conditions Min Typ Max Units IDD PLL operating current In = 3 MHz, Out = 80 MHz – 650 – µA In = 3 MHz, Out = 67 MHz – 400 – µA In = 3 MHz, Out = 24 MHz – 200 – µA Table 11-89. PLL AC Specifications Parameter Description Conditions Min Typ Max Units Fpllin PLL input frequency[104] 1– 48 MHz PLL intermediate frequency[105] Output of prescaler 1 – 3 MHz Fpllout PLL output frequency[104] 24 – 80 MHz Lock time at startup – – 250 µs Jperiod-rms Jitter (rms)[103] –– 250 ps Notes 103.Based on device characterization (Not production tested). 104.This specification is guaranteed by testing the PLL across the specified range using the IMO as the source for the PLL. 105.PLL input divider, Q, must be set so that the input frequency is divided down to the intermediate frequency range. Value for Q ranges from 1 to 16. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
