| 전자부품 데이터시트 검색엔진 |
|
TAS5802PWPR 데이터시트(PDF) 41 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TAS5802PWPR 데이터시트(HTML) 41 Page - Texas Instruments |
|
41 / 106 page ![]() 7.1.1 RESET_CTRL Register (Offset = 1h) [Reset = 00h] RESET_CTRL is shown in Figure 7-1 and described in Table 7-3. Return to the Summary Table. Reset control Figure 7-1. RESET_CTRL Register 7 6 5 4 3 2 1 0 RESERVED RST_MOD RESERVED RST_REG W-0h W-0h W-0h W-0h Table 7-3. RESET_CTRL Register Field Descriptions Bit Field Type Reset Description 7-5 RESERVED W 0h 4 RST_MOD W 0h WRITE CLEAR BIT Reset Modules This bit resets the interpolation filter and the DAC modules. Since the DSP is also reset, the coeffient RAM content will also be cleared by the DSP. This bit is auto cleared and can be set only in hiz mode. 0: Normal 1: Reset modules 3-1 RESERVED W 0h 0 RST_REG W 0h WRITE CLEAR BIT Reset Registers This bit resets the mode registers back to their initial values. The RAM content is not cleared. This bit is auto cleared and must be set only when the DAC is in hiz mode (resetting registers when the DAC is running is prohibited and not supported) 0: Normal 1: Reset mode registers www.ti.com TAS5802 SLASFB7A – NOVEMBER 2024 – REVISED AUGUST 2025 Copyright © 2025 Texas Instruments Incorporated Submit Document Feedback 41 Product Folder Links: TAS5802 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |