 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
AD4083BBCZ 데이터시트(PDF) 58 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD4083BBCZ 데이터시트(HTML) 58 Page - Analog Devices |
|
|
58 / 94 page  Data Sheet AD4083 DIGITAL FEATURES analog.com Rev. 0 | 58 of 94 Asynchronous Read Access Access to the FIFO data is made through either a LVDS configu- ration (single lane only) or the multi-output SPI configuration of the data interface after the capture has completed. As a result, access is asynchronous to the capture process, and there are no specific timing restrictions between the conversion and interface clocks. Synchronization between the data FIFO and the data interface clock domain requires each read access to begin with a header followed by a transfer of M bytes of conversion data; where M equals the product of the total number of results specified in the FIFO_WATERMARK register (Address 0x1D and Address 0x1E) and the integer length in bytes (for SPI data interface) of a single conversion result. Note that the number of active data lanes reduces the access period by a factor of 2 for each doubling of the number of active lanes. Figure 86. Asynchronous Capture Read Timing, Data FIFO Enabled, Single Data Lane Figure 87. Asynchronous Capture Read Timing, Data FIFO Enabled, Quad Data Lane Configuration |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
