| 전자부품 데이터시트 검색엔진 |
|
ST7FLCD1 데이터시트(PDF) 45 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7FLCD1 데이터시트(HTML) 45 Page - STMicroelectronics |
|
45 / 95 page ![]() 45/95 ST7FLCD1 PWM Generator Equations: This Pulse Width modulated signal must be filtered, using an external RC network placed as close as possible to the associated pin. This provides an analog voltage proportional to the average charge through the external capacitor. Thus for a higher mark/space ratio (High time much greater than Low time) the average output voltage is higher. The external components of the RC network should be selected for the filtering level required for control of the system variable. With: REXT = 1 kΩ fPWM = fCPU / (256 - ARR) fCPU = 8 MHz VDD = 5 V Worst case, PWM Duty Cycle 50% Table 16: Pulse WIdth in tCPU Pulse WIdth in tCPU DCR ≥ ARR DCR - ARR + 1 DCR = ARR 1 DCR < ARR 0 (Output will not toggle) Table 17: 8-bit PWM Ripple after Filtering CEXT VRIPPLE 470 nF 60 mV 1µF 27mV 4.7 µF 6 mV Duty Cycle = DCR + 1 256 - ARR VRIPPLE = (1 - e 1/(2 x CEXT x REXT x fPWM))2 |1 - e 1/(CEXT x REXT x fPWM)| x VDD |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |