전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC8309CVMADDC 데이터시트(PDF) 35 Page - NXP Semiconductors

부품명 MPC8309CVMADDC
상세설명  PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPC8309CVMADDC 데이터시트(HTML) 35 Page - NXP Semiconductors

Back Button MPC8309CVMADDC Datasheet HTML 31Page - NXP Semiconductors MPC8309CVMADDC Datasheet HTML 32Page - NXP Semiconductors MPC8309CVMADDC Datasheet HTML 33Page - NXP Semiconductors MPC8309CVMADDC Datasheet HTML 34Page - NXP Semiconductors MPC8309CVMADDC Datasheet HTML 35Page - NXP Semiconductors MPC8309CVMADDC Datasheet HTML 36Page - NXP Semiconductors MPC8309CVMADDC Datasheet HTML 37Page - NXP Semiconductors MPC8309CVMADDC Datasheet HTML 38Page - NXP Semiconductors MPC8309CVMADDC Datasheet HTML 39Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 81 page
background image
MPC8309 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 3
Freescale Semiconductor
35
PCI
Figure 25 provides the AC test load for PCI.
Figure 25. PCI AC Test Load
Figure 26 shows the PCI input AC timing conditions.
Figure 26. PCI Input AC Timing Measurement Conditions
Figure 27 shows the PCI output AC timing conditions.
Figure 27. PCI Output AC Timing Measurement Condition
Input setup to clock
tPCIVKH
3.0
ns
2, 4
Input hold from clock
tPCIXKH
0
ns
2, 4
Notes:
1. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for
inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tPCIVKH symbolizes PCI timing
(PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI_SYNC_IN clock, tSYS, reference
(K) going to the high (H) state or setup time. Also, tPCRHFV symbolizes PCI timing (PC) with respect to the time hard reset
(R) went high (H) relative to the frame signal (F) going to the valid (V) state.
2. See the timing measurement conditions in the PCI 2.3 Local Bus Specifications.
3. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered
through the component pin is less than or equal to the leakage current specification.
4. Input timings are measured at the pin.
Table 34. PCI AC Timing Specifications at 33 MHz (continued)
Parameter
Symbol1
Min
Max
Unit
Notes
Output
Z0 = 50 
OVDD/2
RL = 50 
tPCIVKH
CLK
Input
tPCIXKH
CLK
Output Delay
tPCKHOV
High-Impedance
tPCKHOZ
Output
tPCKHOX



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com