STA333BW datasheet(33/64 Pages) STMICROELECTRONICS

33 / 64 page

STA333BW

33/64

6.6

Configuration register F (0x05)

6.6.1

Output configuration

Note:

To the left of the arrow is the processing channel. When using channel output mapping, any

of the three processing channel outputs can be used for any of the three inputs.

EAPD

PWDN

ECLE

LDTE

BCLE

IDE

OCFG1

OCFG0

Bit

R/W

RST

Name

Description

R/W

OCFG0

Selects the output configuration

R/W

OCFG1

Table 15.

Output configuration engine selection

OCFG[1:0]

Output configuration

Config PIN

2-channel (full-bridge) power, 2 channel data-out:

1A/1B

→ 1A/1B

2A/2B

→ 2A/2B

Line out1

→ 3A/3B

Line out2

→ 4A/4B

Line out configuration determined by LOC register

2(half-bridge).1(full-bridge) on-board power:

→ 1A

binary 0 °

→ 1B

binary 90°

3A/3B

→ 2A/2B binary 45°

1A/B

→ 3A/B

binary 0°

2A/B

→ 4A/B

binary 90°

2-channel (full-bridge) power, 1 channel DDX:

1A/1B

→ 1A/1B

2A/2B

→ 2A/2B

3A/3B

→ 3A/3B

EAPDEXT and TWARNEXT Active

1-channel mono-parallel:

→ 1A/1B

w/ C3BO 45°

→ 2A/2B

w/ C3BO 45°

1A/1B

→ 3A/3B

2A/2B

→ 4A/4B

STA333BW 데이터시트(PDF) 33 Page - STMicroelectronics

STA333BW 데이터시트(HTML) 33 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

데이터시트 다운로드

링크 URL