전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

APM32F003F6P7-R 데이터시트(PDF) 13 Page - Geehy Semiconductor Co., Ltd.

부품명 APM32F003F6P7-R
상세설명  Arm® Cortex®-M0 based 32-bit MCU
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  GEEHY [Geehy Semiconductor Co., Ltd.]
홈페이지  https://global.geehy.com/
Logo GEEHY - Geehy Semiconductor Co., Ltd.

APM32F003F6P7-R 데이터시트(HTML) 13 Page - Geehy Semiconductor Co., Ltd.

Back Button APM32F003F6P7-R Datasheet HTML 9Page - Geehy Semiconductor Co., Ltd. APM32F003F6P7-R Datasheet HTML 10Page - Geehy Semiconductor Co., Ltd. APM32F003F6P7-R Datasheet HTML 11Page - Geehy Semiconductor Co., Ltd. APM32F003F6P7-R Datasheet HTML 12Page - Geehy Semiconductor Co., Ltd. APM32F003F6P7-R Datasheet HTML 13Page - Geehy Semiconductor Co., Ltd. APM32F003F6P7-R Datasheet HTML 14Page - Geehy Semiconductor Co., Ltd. APM32F003F6P7-R Datasheet HTML 15Page - Geehy Semiconductor Co., Ltd. APM32F003F6P7-R Datasheet HTML 16Page - Geehy Semiconductor Co., Ltd. APM32F003F6P7-R Datasheet HTML 17Page - Geehy Semiconductor Co., Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 56 page
background image
www.geehy.com
Page 12
Core
The Arm® Cortex®-M0+ core is built into the product, and the working frequency
is 24MHz, which is compatible with mainstream Arm tools and software.
The system block diagram of APM32F003x4x6 series chips is shown in Figure
3.
Interrupt controller
4.3.1.
Nested Vector Interrupt Controller (NVIC)
The APM32F003x4x6 series chips are embedded with a nested vector interrupt
controller, which can handle up to 23 masked interrupt channels (excluding
Cortex®-M0+interrupt lines) and 4 priorities.
Nested Vector Interrupt Controller (NVIC) has tightly coupled NVIC interface,
which can directly transmit interrupt vector entry address to kernel, and can
achieve low-latency interrupt response processing. In addition, it can give
priority to high-priority interrupts, automatically save processor state, and
automatically recover when interrupts return, without extra instruction overhead.
The module provides flexible interrupt management with minimal interrupt delay.
4.3.2.
External interrupt controller (EINT)
The external interrupt controller includes four edge detectors for generating
interrupt requests. Each interrupt line can be independently configured with
trigger events and can be individually shielded. All I/O pins have external
interrupt capability, and each port has an independent interrupt vector.
Memory
See the following table for details of memory:
Table 3 Memory description
Memory
Max bytes
Function
Built-in Flash
32Kbytes
Used to store programs and data.
Built-in SRAM
4Kbytes
It can be accessed in bytes, half words (16 bits)
or full words (32 bits).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com