JS48F4400P0P3C0 datasheet(71/139 Pages) NUMONYX

71 / 139 page

April 2008

Datasheet

309823-10

Numonyx™ StrataFlash® Cellular Memory (M18)

8.0

NOR Flash Bus Interface

The flash device uses low-true control signal inputs, and is selected by asserting the

chip enable (CE#) input. The output enable (OE#) input is asserted for read

operations, while the write enable (WE#) input is asserted for write operations. OE#

and WE# should never be asserted at the same time; otherwise, indeterminate device

operation will result. All bus cycles to or from the flash memory conform to standard

microcontroller bus cycles.

Commands are written to the device to control all operations.

Table 27 shows the logic levels that must be applied to the control-signal inputs of the

device for the various bus operations.

Notes:

X = Don’t care (High or Low)

DPD polarity determined by ECR14. Shown low-true here.

8.1

Bus Reads

To perform a read operation, both CE# and OE# must be asserted; #RST# and WE#

must be deasserted. OE# is the data-output control and when asserted, the output

data is driven on to the data I/O bus. All read operations are independent of the

voltage level on VPP.

The Automatic Power Savings (APS) feature provides low power operation following

reads during active mode. After data is read from the memory array and the address

lines are quiescent, APS automatically places the device into standby. In APS, device

current is reduced to ICCAPS.

The device supports two read configurations:

• Asynchronous reads. RCR15 = 1. This is the default configuration after power-up/

reset.

— Non-multiplexed devices support asynchronous page-mode reads. AD-

Multiplexed devices support only asychronous single-word reads.

• Synchronous Burst reads. RCR15 = 0.

Table 27: Flash Memory Control Signals

Operation

RST#

DPD2

CE#1

OE#1

WE#1

Address1

Data I/O

Reset

Low

High

High-Z

Read

High

Low

High

Valid

Output

Output Disable

High

Low

High

High-Z

Write

High

Low

High

Valid

Input

High

Low

Valid

Input

Standby

High

High-Z

Deep Power-Down

High

Low

High

High-Z

JS48F4400P0P3C0 데이터시트(PDF) 71 Page - Numonyx B.V

JS48F4400P0P3C0 데이터시트(HTML) 71 Page - Numonyx B.V

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL