| 전자부품 데이터시트 검색엔진 |
|
F24 데이터시트(PDF) 56 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
F24 데이터시트(HTML) 56 Page - Renesas Technology Corp |
|
56 / 210 page ![]() RL78/F23, F24 3. ELECTRICAL SPECIFICATIONS (GRADE 3) R01DS0446EJ0120 Rev.1.20 Page 56 of 207 Dec 31, 2025 (TA = -40 to +105 °C, 2.7 V ≤ EVDD0 = EVDD1 = VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V) Parameter Symbol Conditions MIN. TYP. MAX. Unit Window watchdog timer operating current IWDT Notes 1, 2 fWDT = 15 kHz 0.3 µA A/D converter operating current IADC Note 3 When conversion at maximum speed AVREFP = VDD = 5.0 V 1.3 1.7 mA When internal reference voltage is selected Note 5 75.0 µA AVREFP current IADREF Note 7 AVREFP = 5.0 V 65.0 µA Sample-and-hold circuit operating current IADSH Note 8 0.8 1.2 mA LVD operating current ILVD Note 4 0.08 µA D/A converter operating current IDAC 0.8 1.5 mA Comparator operating current ICMP 50.0 µA BGO operating current IBGO Note 6 2.5 12.2 mA Notes 1. When the high-speed on-chip oscillator clock and high-speed system clock are stopped. 2. Current flowing only to the watchdog timer (including the operation current of the 15 kHz on-chip oscillator). The current value is the sum of IDD1, IDD2, or IDD3 and IWDT when the watchdog timer operates in STOP mode. 3. Current flowing only to the A/D converter. The current value is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in operation mode or HALT mode. 4. Current flowing only to the LVD circuit. The current value is the sum of IDD1, IDD2, or IDD3 and ILVD when the LVD circuit operates in operation mode, HALT mode, or STOP mode. 5. Operating current that increases when the internal reference voltage is selected. This current flows even when conversion is stopped. 6. Current increased by the BGO operation. The current value is the sum of IDD1 or IDD2 and IBGO when the BGO operates in operation mode or HALT mode. 7. Operating current that increases when the AVREFP is selected. This current flows even when conversion is stopped. 8. Operating current that increases when the sample-and-hold circuit is used. This current flows for each analog input channel. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |