전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

R5F10CMDCLFB 데이터시트(PDF) 117 Page - Renesas Technology Corp

부품명 R5F10CMDCLFB
상세설명  RENESAS MCU
PDF  139 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F10CMDCLFB 데이터시트(HTML) 117 Page - Renesas Technology Corp

Back Button R5F10CMDCLFB Datasheet HTML 113Page - Renesas Technology Corp R5F10CMDCLFB Datasheet HTML 114Page - Renesas Technology Corp R5F10CMDCLFB Datasheet HTML 115Page - Renesas Technology Corp R5F10CMDCLFB Datasheet HTML 116Page - Renesas Technology Corp R5F10CMDCLFB Datasheet HTML 117Page - Renesas Technology Corp R5F10CMDCLFB Datasheet HTML 118Page - Renesas Technology Corp R5F10CMDCLFB Datasheet HTML 119Page - Renesas Technology Corp R5F10CMDCLFB Datasheet HTML 120Page - Renesas Technology Corp R5F10CMDCLFB Datasheet HTML 121Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 117 / 139 page
background image
RL78/D1A
4. ELECTRICAL SPECIFICATIONS (L GRADE PRODUCT)
R01DS0463EJ0120 Rev. 1.20
Page 117 of 135
Mar 31, 2026
4.5.4 Serial interface: CSI operation
<Master mode>
TA = -40 to +105
°C
2.7 V
≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V
Items
Symbols
Conditions
Min.
Max.
Unit
SCK cycle time
tKCY1
4.0 V
≤VDD
167
tKCY1
≥4/fCLKNote
ns
VDD<4.0 V
250
ns
SCK high/low level width
tKH1
tKL1
4.0 V
≤VDD
tKCY1/2-12
ns
VDD<4.0 V
tKCY1/2-18
ns
SI set up time
tSIK1
4.0 V
≤VDD
44
ns
VDD<4.0 V
55
Ns
SI hold time
tKSI1
19
ns
SO output delay time
tKSO1
C = 30 pF
25
ns
Note When CSI transfer is operated by DMA, it is necessary to concider DMA response time to decide cycle time.
Caution Different voltage between EVDD and VDD is allowed only when LCDM register is initial value.
<Slave mode>
TA = -40 to +105
°C
2.7 V
≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V
Items
Symbols
Conditions
Min.
Max.
Unit
SCK cycle time
tKCY2
4.0 V
≤EVDD
20 MHz<fMCK
8/fMCK
ns
fMCK
≤20 MHz
6/fMCK
ns
EVDD<4.0 V
16 MHz<fMCK
8/fMCK
ns
fMCK
≤16 MHz
6/fMCK
ns
SCK high/low level width
tKH2
tKL2
tKCY2/2
ns
SI set up time
tSIK2
2.7 V
≤EVDD
1/fMCK+40
ns
SI hold time
tKSI2
1/fMCK+62
ns
SO output delay time
tKSO2
C = 30pF
4.0 V
≤EVDD
2/fMCK+44
ns
EVDD<4.0 V
2/fMCK+57
ns
Note When CSI transfer is operated by DMA, it is necessary to concider DMA response time to decide cycle time.
Caution Different voltage between EVDD and VDD is allowed only when LCDM register is initial value.
Figure 4-6. CSI mode connection diagram
D1A
SCK
User's device
SCK
SO
SI
SO
SI
<master>
<slave>
D1A
SCK
User's device
SCK
SO
SI
SO
SI
<R>
<R>
<R>
<R>
<R>
<R>



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com