RIVA128ZX datasheet(71/85 Pages) STMICROELECTRONICS

71 / 85 page

128-BIT 3D MULTIMEDIA ACCELERATOR

RIVA128ZX

71/85

Command Register (0x05 - 0x04)

Bits

Function

RW I

15:9

Reserved

R- 0

SERR_ENABLE is an enable bit for the SERR# driver.

0=Disables the SERR# driver

1=Enables the SERR# driver

RW 0

7:6

Reserved

R- 0

PALETTE_SNOOP indicates that VGA compatible devices should snoop their

palette registers.

0=Palette accesses treated like all other accesses

1=Enables special palette snooping behavior

RW 0

WRITE_AND_INVAL is an enable bit for using the Memory Write and Invali-

date command.

1=The RIVA128ZX as bus master may generate the command

0=The Memory Write command must be used instead of Memory Write and

Invalidate

RW 0

Reserved

R- 0

BUS_MASTER indicates that the device can act as a master on the PCI bus.

0=Disables the RIVA128ZX from generating PCI accesses

1=Allows the RIVA128ZX to behave as a bus master

RW 0

MEMORY_SPACE indicates that the RIVA128ZX will respond to memory

space accesses.

0=Device response disabled

1=Enables response to Memory space accesses. The device will decode and

respond to the 16MByte ranges as well as the default VGA memory range

when it is enabled. The VGA decode range may change based upon the

value in the VGA graphics Miscellaneous Register GR06, bits[3:2] and other

enable bits, see RIVA128ZX Programming Reference Manual [2].

RW 0

IO_SPACE indicates that the device will respond to I/O space accesses. This

bit enables I/O space accesses for the VGA function as defined in the PCI

specification. These include 0x3B0 - 0x3BB, 0x3C0 - 0x3DF and their aliases.

RW 0

RIVA128ZX 데이터시트(PDF) 71 Page - STMicroelectronics

RIVA128ZX 데이터시트(HTML) 71 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85

데이터시트 다운로드

링크 URL