 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
RIVA128ZX 데이터시트(PDF) 40 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
RIVA128ZX 데이터시트(HTML) 40 Page - STMicroelectronics |
|
|
40 / 85 page  128-BIT 3D MULTIMEDIA ACCELERATOR RIVA128ZX 40/85 Figure 40. SDRAM/SGRAM read to precharge, read latency of three NOTE 1 FBDQM is active (low) Figure 41. SDRAM/SGRAM Write to Precharge Figure 42. SDRAM/SGRAM Active to Read or Write Table 12. SDRAM/SGRAM timing parameters Symbol Parameter Min. Max. Unit Notes tCS FBCSx, FBRAS#, FBCAS#, FBWE#, FBDQM setup time 3ns tCH FBCSx, FBRAS#, FBCAS#, FBWE#, FBDQM hold time 1ns tMTC Load Mode register command to command 2 tCK tRAS Active to Precharge command period 7 tCK tRC Active to Active command period 10 tCK tRCD Active to Read or Write delay 3 tCK precharge nop nop active bank(s) bank, data n tRP read bank, FBCLKx Command FBA[10:0] FBD[63:0] col n row write nop nop precharge nop nop active bank(s) row tRP tWR bank, col n write data n write data n+1 FBCLKx FBDQM# Command FBA[10:0] FBD[63:0] active nop nop tRCD read or write FBCLKx Command |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
