전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

16F874 데이터시트(PDF) 18 Page - Microchip Technology

부품명 16F874
상세설명  EEPROM Memory Programming Specification
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

16F874 데이터시트(HTML) 18 Page - Microchip Technology

Back Button 16F874 Datasheet HTML 14Page - Microchip Technology 16F874 Datasheet HTML 15Page - Microchip Technology 16F874 Datasheet HTML 16Page - Microchip Technology 16F874 Datasheet HTML 17Page - Microchip Technology 16F874 Datasheet HTML 18Page - Microchip Technology 16F874 Datasheet HTML 19Page - Microchip Technology 16F874 Datasheet HTML 20Page - Microchip Technology 16F874 Datasheet HTML 21Page - Microchip Technology 16F874 Datasheet HTML 22Page - Microchip Technology  
Zoom Inzoom in Zoom Outzoom out
 18 / 22 page
background image
PIC16F87X
DS39025F-page 18
 2002 Microchip Technology Inc.
6.0
PROGRAM/VERIFY MODE ELECTRICAL CHARACTERISTICS
TABLE 6-1:
TIMING REQUIREMENTS FOR PROGRAM/VERIFY MODE
AC/DC CHARACTERISTICS
Standard Operating Conditions (unless otherwise stated)
Operating Temperature:
0°C
≤ TA ≤ +70°C
Operating Voltage:
2.2V
≤ VDD ≤ 5.5V
Characteristics
Sym
Min
Typ
Max
Units
Conditions/Comments
General
VDD level for Algorithm 1
VDD
2.2
5.5
V
Limited command set
(See Table 2-2)
VDD level for Algorithm 2
VDD
4.5
5.5
V
All commands available
High voltage on MCLR for
high voltage programming entry
VIHH
VDD + 3.5
13.5
V
Voltage on MCLR for
low voltage ICSP programming entry
VIH
2.2
5.5
V
MCLR rise time (VSS to VHH) for Test
mode entry
tVHHR
1.0
µs
(RB6, RB7) input high level
VIH1
0.8 VDD
V
Schmitt Trigger input
(RB6, RB7) input low level
VIL1
0.2 VDD
V
Schmitt Trigger input
RB<7:6> setup time before MCLR
↑
tset0
100
ns
RB<7:6> hold time after MCLR
↑
thld0
5
µs
RB3 setup time before MCLR
↑
tset2
100
ns
Serial Program/Verify
Data in setup time before clock
↓
tset1
100
ns
Data in hold time after clock
↓
thld1
100
ns
Data input not driven to next clock input
(delay required between command/data or
command/command)
tdly1
1.0
µs
Delay between clock
↓ to clock ↑ of next
command or data
tdly2
1.0
µs
Clock
↑ to data out valid (during read data)
tdly3
80
ns
Erase cycle time
tera
2
4
ms
Programming cycle time
tprog
2
4
ms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com