 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
FXLS8961AF 데이터시트(PDF) 16 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
FXLS8961AF 데이터시트(HTML) 16 Page - NXP Semiconductors |
|
|
16 / 101 page  NXP Semiconductors FXLS8961AF 3-Axis Low-g Accelerometer I2C Standard- mode[1] I2C Fast-mode[1] I2C Fast-mode Plus[2] Parameter Symbol Min Max Min Max Min Max Unit SCL clock frequency fSCL 0 100 0 400 0 1000 kHz Bus free time between STOP and START conditions tBUF 4.7 — 1.3 — 0.5 — µs Repeated START hold time tHD;STA 4 — 0.6 — 0.26 — µs Repeated START setup time tSU;STA 4.7 — 0.6 — 0.26 — µs STOP condition setup time tSU;STO 4 — 0.6 — 0.26 — µs SDA valid time[3] tVD;DAT — 3.45[4] — 0.9[4] — 0.45[4] µs SDA valid acknowledge time[5] tVD;ACK — 3.45[4] — 0.9[4] — 0.45[4] µs SDA setup time tSU;DAT 250 — 100[6] — 50 — ns SCL clock low time tLOW 4.7 — 1.3 — 0.50 — µs SCL clock high time tHIGH 4.0 — 0.6 — 0.26 — µs SDA and SCL risetime tr — 1000 20 300 — 120 ns SDA and SCL fall time[7][8] tf — 300 — 300 — 120 ns Pulse width of spikes on SDA and SCL (suppressed by the input filter) tSP 0 50 0 50 0 50 ns Table 12. I2C secondary timing values for Standard-mode (Sm), Fast-mode (Fm), and Fast-mode Plus (Fm +) [1] All values referred to VIH(min) and VIL(max) levels. [2] Should be backward compatible with Fast mode. [3] tVD;DAT referred to the time for data signal from SCL LOW to SDA output (HIGH or LOW, depending on which one is worse). [4] The maximum tHD;DAT could be 3.45 μs and 0.9 μs for Standard-mode and Fast-mode respectively, but must be less than the maximum of tVD;DAT or tVD;ACK by a transition time. [5] tVD;ACK = time for ACK signal from SCL LOW to SDA output (HIGH or LOW, depending on which one is worse). [6] A Fast-mode I2C device can be used in a Standard mode I2C system, but the requirement tSU;DAT 250 ns must then be met. Also the acknowledge timing must meet this set-up time. [7] The maximum tf for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage tf is specified at 250 ns. The maximum fall time allows series protection resistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified tf. [8] In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used, designers should allow for this specified fall time when considering bus timing. FXLS8961AF All information provided in this document is subject to legal disclaimers. © 2024 NXP B.V. All rights reserved. Product data sheet Rev. 2.1 — 7 March 2024 16 / 101 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
