전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

FXLS8961AF 데이터시트(PDF) 75 Page - NXP Semiconductors

부품명 FXLS8961AF
상세설명  null3-Axis Low-g Accelerometer
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

FXLS8961AF 데이터시트(HTML) 75 Page - NXP Semiconductors

Back Button FXLS8961AF Datasheet HTML 71Page - NXP Semiconductors FXLS8961AF Datasheet HTML 72Page - NXP Semiconductors FXLS8961AF Datasheet HTML 73Page - NXP Semiconductors FXLS8961AF Datasheet HTML 74Page - NXP Semiconductors FXLS8961AF Datasheet HTML 75Page - NXP Semiconductors FXLS8961AF Datasheet HTML 76Page - NXP Semiconductors FXLS8961AF Datasheet HTML 77Page - NXP Semiconductors FXLS8961AF Datasheet HTML 78Page - NXP Semiconductors FXLS8961AF Datasheet HTML 79Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 101 page
background image
NXP Semiconductors
FXLS8961AF
3-Axis Low-g Accelerometer
aaa-040849
N+1
N-1
Previous reference
SDCD compare using previous reference and decimator data N
Reference is updated after comparison with decimator data N
SDCD compare using updated reference and decimator data N = 1
ADC sample
Decimator output
Decimator ODR
l2C write ref_upd
ref_upd
Updated reference with decimator data N
N
2
1
1
2
Figure 21. SDCD REF_UPD timing diagram
15.5.5 SDCD_OT_DBCNT register (address 31h)
Debounce count threshold register for SDCD outside-of-thresholds condition event detection.
The timer count period is equal to the selected ODR period in LPM and HPM modes, and to the effective ODR
period (measurement + idle time) in FPM.
This register sets the minimum number of debounce counts needed to recognize the SDCD outside-of-threshold
function event condition as true.
A transition from Standby to Active, Active to Standby, or Auto-WAKE/SLEEP mode change resets the internal
counter.
Bit
7
6
5
4
3
2
1
0
Name
SDCD_OT_DBCNT[7:0]
Reset (BT_MODE = GND)
0
0
0
0
0
0
0
0
Reset (BT_MODE = VDD)
0
0
0
0
0
0
0
0
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Table 104. SDCD_OT_DBCNT register (address 31h) bit allocation
Field
Description
7 to 0
SDCD_OT_
DBCNT[7:0]
This value defines the minimum number of debounce counts required for the detection of an outside-
of-thresholds condition. The OT_DBCNTM bit determines the behavior of the counter when the
condition of interest is false. The time step for the counter is the same as the selected ODR period (or
effective ODR period in FPM).
Table 105. SDCD_OT_DBCNT register (address 31h) bit description
15.5.6 SDCD_WT_DBCNT register (address 32h)
Debounce count threshold register for SDCD within-thresholds condition event detection.
The timer count period is equal to the selected ODR period in LPM and HPM modes, and to the effective ODR
period (measurement + idle time) in FPM.
FXLS8961AF
All information provided in this document is subject to legal disclaimers.
© 2024 NXP B.V. All rights reserved.
Product data sheet
Rev. 2.1 — 7 March 2024
75 / 101



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com