ST62T53C datasheet(60/86 Pages) STMICROELECTRONICS

60 / 86 page

60/86

ST62T53C/T60C/T63C ST62E60C

5.3 INSTRUCTION SET

The ST6 core offers a set of 40 basic instructions

which, when combined with nine addressing

modes, yield 244 usable opcodes. They can be di-

vided into six different types: load/store, arithme-

tic/logic, conditional branch, control instructions,

jump/call, and bit manipulation. The following par-

agraphs describe the different types.

All the instructions belonging to a given type are

presented in individual tables.

Load & Store. These instructions use one, two or

three bytes in relation with the addressing mode.

One operand is the Accumulator for LOAD and the

other operand is obtained from data memory using

one of the addressing modes.

For Load Immediate one operand can be any of

the 256 data space bytes while the other is always

immediate data.

Table 17. Load & Store Instructions

Notes:

X,Y. Indirect Register Pointers, V & W Short Direct Registers

# .

Immediate data (stored in ROM memory)

rr.

Data space register

∆. Affected

* .

Not Affected

Instruction

Addressing Mode

Bytes

Cycles

Flags

LD A, X

Short Direct

∆

LD A, Y

Short Direct

∆

LD A, V

Short Direct

∆

LD A, W

Short Direct

∆

LD X, A

Short Direct

∆

LD Y, A

Short Direct

∆

LD V, A

Short Direct

∆

LD W, A

Short Direct

∆

LD A, rr

Direct

∆

LD rr, A

Direct

∆

LD A, (X)

Indirect

∆

LD A, (Y)

Indirect

∆

LD (X), A

Indirect

∆

LD (Y), A

Indirect

∆

LDI A, #N

Immediate

∆

LDI rr, #N

Immediate

ST62T53C 데이터시트(PDF) 60 Page - STMicroelectronics

ST62T53C 데이터시트(HTML) 60 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

데이터시트 다운로드

링크 URL