전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST70135 데이터시트(PDF) 22 Page - STMicroelectronics

부품명 ST70135
상세설명  ASCOTTM DMT TRANSCEIVER
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST70135 데이터시트(HTML) 22 Page - STMicroelectronics

Back Button ST70135 Datasheet HTML 18Page - STMicroelectronics ST70135 Datasheet HTML 19Page - STMicroelectronics ST70135 Datasheet HTML 20Page - STMicroelectronics ST70135 Datasheet HTML 21Page - STMicroelectronics ST70135 Datasheet HTML 22Page - STMicroelectronics ST70135 Datasheet HTML 23Page - STMicroelectronics ST70135 Datasheet HTML 24Page - STMicroelectronics ST70135 Datasheet HTML 25Page - STMicroelectronics ST70135 Datasheet HTML 26Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 29 page
background image
ST70135A
22/29
The implementation must guarantee that all active
SLR_Valid signals must be separated by at least 8
clock cycles. Refer to Figure 20. The SLR_FRAME
signals are asserted when the first pair of bits of a
frame are transferred. For the fast channel a frame
is defined as a superframe timebase.
For the interleaved channel the frame is defined
by a timebase period of 4 superframes. Both
timebases are synchronized to the data flow.
Transmit SLAP Interface
The Transmit interface uses the following signals
(refer to Figure 21):
– SLT_REQ: byte request.
– SLT_FRAME: start of frame indication.
– SLT_DATA [1:0] data pins, a byte is transferred
2 bits at the time in 4 successive clock cycles.
MSB first, odd bits on SLT_DATA [1].
The logical timing diagram is shown in Figure 22.
The delay between Request and the associated
data byte is defined as 8 cycles.
The SLT_FRAME signals are asserted when the
first pair of bits of a frame are transferred. For the
fast channel a frame is defined as a superframe
timebase.
For the interleaved channel the frame is defined
by a timebase period of 4 superframes.
Both timebases are synchronized to the data flow
and guarantee that the frame indication is
asserted when the first bits of the first DMT
symbol are transferred.
SLAP INTERFACE, AC Electrical Characteristics
Figure 21 : Interface Towards PHY Layer
Figure 22 : Interface Timing
EXTERNAL
CLOCK
COMPONENT
(SLAVE)
MODEM
(MASTER)
REQUEST
2 DATA
FRAME
Tper
Th
Tl
Thd
Ts
Td
CLOCK
ALL INPUTS
ALL OUTPUTS
Figure 23 : Transmit SLAP Interface Timing Diagram
Symbol
Parameter
Test Conditi on
Minimum
Typical
Maximum
Unit
Tper
Clock Period
Refer to MCLK
ns
Th
Clock High
11
ns
Tl
Clock Low
11
ns
Ts
Setup
3
ns
Thd
Hold
2
ns
Td
Data Delay
20pF load
3
6
ns
One byte in 4 cycles
01
89
1
CLOCK
Undefined
Undefined
Request may be repeated
b5
b3
b1
b4
b2
b0
b7
b6
SLT_DATA(0)
SLT_FRAME
1
0
1
2
after 4 cycles
Delay Request-data equals 8 cycles
Repeated each superframe/
S-frame
STM_CLOCK
SLT_DATA(1)
SLT_REQUEST



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com