| 전자부품 데이터시트 검색엔진 |
|
ST7285C 데이터시트(PDF) 90 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7285C 데이터시트(HTML) 90 Page - STMicroelectronics |
|
90 / 117 page ![]() 90/117 ST7285C CONTROL TIMING (Cont’d) SERIAL PERIPHERAL INTERFACE Symbol Ref. Characteristics f OSC = 8.0MHz Unit Min. Max. Operating Frequency =fOSC/2 =fOP fOP(m) Master dc 0.5 fOP fOP(s) Slave dc 4.0 MHz 1 Cycle Time tCYC(m) Master 2.0 tCYC tCYC(s) Slave 240 ns 2 Enable Lead Time ns tlead(m) Master (1) tlead(s) Slave 120 3 Enable Lag time ns Master (1) Slave 120 4 Clock (SCK)High Time tW(SCKH) Master 100 ns tW(SCKH) Slave 90 ns 5 Clock (SCK) Low Time tW(SCKL) Master 100 ns tW(SCKL) Slave 90 ns 6 Data Set-up Time tSU(m) Master 100 ns tSU(s) Slave 100 ns 7 Data Hold Time (Inputs) tH(m) Master 100 ns tH(s) Slave 100 ns tA 8 Access Time (Time to Data Active from High Impedance State) ns Slave 0 120 tDIS 9 Disable Time (Hold Time to High Impedance State) ns Slave 240 10 Data Valid tV(m) Master (Before Capture Edge) 0.25 tCYC(m) tV(s) Slave (After Enable Edge) (2) 120 ns 11 Data Hold Time (Outputs) tHO(m) Master (Before Capture Edge) 0.25 tCYC(m) tHO(s) Slave (After Enable Edge) 0 ns 12 Rise Time (20% VDD to 70% VDD,CL = 200pF) tRM SPI Outputs (SCK, MOSI, MISO) 100 ns tRS SPI Inputs (SCK, MOSI, MISO, SS) 2.0 µs 13 Fall Time (70% VDD to 20% VDD,CL tFM SPI Outputs (SCK, MOSI, MISO) 100 ns tFS SPI Inputs (SCK, MOSI, MISO, SS) 2.0 µs |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |