 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ST92F120JR1T 데이터시트(PDF) 299 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST92F120JR1T 데이터시트(HTML) 299 Page - STMicroelectronics |
|
|
299 / 320 page  299/320 ST92F120 - ELECTRICAL CHARACTERISTICS RCCU CHARACTERISTICS (VDD =5V ± 10%, TA = –40°C to +105°C, CLoad = 50pF, fINTCLK = 24MHz, unless otherwise specified) Note: (1) Unless otherwise stated, typical data are based on TA=25°C and VDD= 5V. They are only reported for design guide lines not tested in production. RCCU TIMING TABLE (VDD =5V ± 10%, TA = –40°C to +105°C, CLoad = 50pF, fINTCLK = 24MHz, unless otherwise specified) Note: (1) Unless otherwise stated, typical data are based on TA=25°C and VDD= 5V. They are only reported for design guide lines not tested in production. (2) Depending on the delay between rising edge of RESET pin and the first rising edge of CLOCK1, the value can differ from the typical value for +/- 1 CLOCK1 cycle. Legend:Tosc = OSCIN clock periods. PLL CHARACTERISTICS (VDD =5V ± 10%, TA = –40°C to +105°C, CLoad = 50pF, fINTCLK = 24MHz, unless otherwise specified) Note: (1) Unless otherwise stated, typical data are based on TA=25°C and VDD= 5V. They are only reported for design guide lines not tested in production. (2) Measured at 24MHz (INTCLK). Guaranteed by Design Characterisation (not tested). Legend: Tosc = OSCIN clock periods. Symbol Parameter Comment Value Unit Min Typ (1) Max VIHRS RESET Input High Level Input Threshold 3.2 V Input Voltage Range VDD + 0.3 V VILRS RESET Input Low Level Input Threshold 2.4 V Input Voltage Range – 0.3 VHYRS RESET Input Hysteresis 800 mV ILKRS RESET Pin Input Leakage 0V < VIN <VDD –1 + 1 µA Symbol Parameter Comment Value Unit Min Typ (1) Max TFRS RESET Input Filtered Pulse 50 ns TNFR RESET Input Non Filtered Pulse 20 µs TRSPH (2) RESET Phase duration 20400 x Tosc µs TSTR STOP Restart duration DIV2 = 0 DIV2 = 1 10200 x Tosc 20400 x Tosc µs Symbol Parameter Comment Value Unit Min Typ (1) Max FXTL Crystal Reference Frequency 2 5 MHz FVCO VCO Operating Frequency 6 24 MHz TPLK Lock-in Time 350 x Tosc 1000 x Tosc µs PLL Jitter 0 1200 (2) ps 1 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
