| 전자부품 데이터시트 검색엔진 |
|
ST92F120JR1T 데이터시트(PDF) 298 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST92F120JR1T 데이터시트(HTML) 298 Page - STMicroelectronics |
|
298 / 320 page ![]() 298/320 ST92F120 - ELECTRICAL CHARACTERISTICS WAKE-UP MANAGEMENT TIMING TABLE (VDD =5V ± 10%, TA = –40°C to +105°C, CLoad = 50pF, fINTCLK = 24MHz, , unless otherwise specified) Note: The value in the left hand column shows the formula used to calculate the timing minimum or maximum from the oscillator clock period. The value in the right hand two columns show the timing minimum and maximum for an internal clock at 24MHz (INTCLK). The given data are related to Wake-up Management Unit used in External Interrupt mode. Measurement points are VIH for positive pulses and VIL for negative pulses. (1) Formula guaranteed by design. Legend: Tck = INTCLK period = OSCIN period when OSCIN is not divided by 2; 2 x OSCIN period when OSCIN is divided by 2; OSCIN period x PLL factor when the PLL is enabled. WAKE-UP MANAGEMENT TIMING N ° Symbol Parameter Value Unit Formula(1) Min 1 TwWKPLR Low Level Minimum Pulse Width in Rising Edge Mode ≥Tck+10 ≥ 50 ns 2 TwWKPHR High Level Minimum Pulse Width in Rising Edge Mode ≥Tck+10 ≥ 50 ns 3 TwWKPHF High Level Minimum Pulse Width in Falling Edge Mode ≥Tck+10 50 ns 4 TwWKPLF Low Level Minimum Pulse Width in Falling Edge Mode ≥Tck+10 50 ns WKU Pn n=0 –15 1 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |