전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

T89C51AC2-RLSI-M 데이터시트(PDF) 95 Page - ATMEL Corporation

부품명 T89C51AC2-RLSI-M
상세설명  8-bit MCU with 32K bytes Flash, 10 bits A/D and EEPROM
PDF  117 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ATMEL [ATMEL Corporation]
홈페이지  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

T89C51AC2-RLSI-M 데이터시트(HTML) 95 Page - ATMEL Corporation

Back Button T89C51AC2-RLSI-M Datasheet HTML 91Page - ATMEL Corporation T89C51AC2-RLSI-M Datasheet HTML 92Page - ATMEL Corporation T89C51AC2-RLSI-M Datasheet HTML 93Page - ATMEL Corporation T89C51AC2-RLSI-M Datasheet HTML 94Page - ATMEL Corporation T89C51AC2-RLSI-M Datasheet HTML 95Page - ATMEL Corporation T89C51AC2-RLSI-M Datasheet HTML 96Page - ATMEL Corporation T89C51AC2-RLSI-M Datasheet HTML 97Page - ATMEL Corporation T89C51AC2-RLSI-M Datasheet HTML 98Page - ATMEL Corporation T89C51AC2-RLSI-M Datasheet HTML 99Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 117 page
background image
Draft.A - March 30, 2001
95
Preview - Confidential
T89C51AC2
Each of the interrupt sources can be individually enabled or disabled by setting or clearing a bit in the Interrupt
Enable register. This register also contains a global disable bit which must be cleared to disable all the interrupts
at the same time.
Each interrupt source can also be individually programmed to one of four priority levels by setting or clearing a
bit in the Interrupt Priority registers. The Table below shows the bit values and priority levels associated with each
combination.
Table 22. Priority Level Bit Values
A low-priority interrupt can be interrupted by a high priority interrupt but not by another low-priority interrupt. A
high-priority interrupt cannot be interrupted by any other interrupt source.
If two interrupt requests of different priority levels are received simultaneously, the request of the higher priority
level is serviced. If interrupt requests of the same priority level are received simultaneously, an internal polling
sequence determines which request is serviced. Thus within each priority level there is a second priority structure
determined by the polling sequence, see Table 23.
Table 23. Interrupt priority Within level
IPH.x
IPL.x
Interrupt Level Priority
0
0
0 (Lowest)
011
102
1
1
3 (Highest)
Interrupt Name
Interrupt Address Vector
Priority Number
external interrupt (INT0)
0003h
1
Timer0 (TF0)
000Bh
2
external interrupt (INT1)
0013h
3
Timer1 (TF1)
001Bh
4
PCA (CF or CCFn)
0033h
5
UART (RI or TI)
0023h
6
Timer2 (TF2)
002Bh
7
---
ADC (ADCI)
0043h
8



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com