| 전자부품 데이터시트 검색엔진 |
|
STULPI01ATBR 데이터시트(PDF) 25 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STULPI01ATBR 데이터시트(HTML) 25 Page - STMicroelectronics |
|
25 / 44 page ![]() STULPI01A - STULPI01B Block description 25/44 6.18.7 High speed mode entry In high speed mode, the internal 480 MHz clock is generated by the DLL, which must be calibrated any time device enters high speed mode by writing '00' to the XcvrSel field in the Function Control register. During the DLL calibration it is not possible to accept any commands, therefore to avoid any communication problems with the controller the clock on the ULPI interface is stopped. See Figure 10 for more information. Figure 8. Start-up sequence Figure 9. RESETn behavior |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |