전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STLC5460 데이터시트(PDF) 19 Page - STMicroelectronics

부품명 STLC5460
상세설명  LINE CARD INTERFACE CONTROLLER
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STLC5460 데이터시트(HTML) 19 Page - STMicroelectronics

Back Button STLC5460 Datasheet HTML 15Page - STMicroelectronics STLC5460 Datasheet HTML 16Page - STMicroelectronics STLC5460 Datasheet HTML 17Page - STMicroelectronics STLC5460 Datasheet HTML 18Page - STMicroelectronics STLC5460 Datasheet HTML 19Page - STMicroelectronics STLC5460 Datasheet HTML 20Page - STMicroelectronics STLC5460 Datasheet HTML 21Page - STMicroelectronics STLC5460 Datasheet HTML 22Page - STMicroelectronics STLC5460 Datasheet HTML 23Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 54 page
background image
IM0
Incoming Multiplex 0 Assignment.
IM0
Incoming Multiplex 0 receives data from
0
1
Pin DIN 0 (Default Value)
Pin DIN 1
OUTPUT MULTIPLEX ASSIGNMENT REGISTER (OMASS)
7
0
-
-
-
-
0
DO1
0
DO0
After Reset 04 (H)
DO1
Output 1 Pin Assignment.
DO1
DOUT 1 pin receives data from
0
1
Outgoing Multiplex 0
Outgoing Multiplex 1 (Default value)
DO0
Output 0 Pin Assignment.
DO1
DOUT 0 pin receives data from
0
1
Outgoing Multiplex 0 (Default value)
Outgoing Multiplex 1
WORKING REGISTER DESCRIPTION
Command Register (CMR)
7
0
R/W
CM
CR5
CR4
CR3
CR2
CR1
CR0
After Reset 00 (H)
R/W
Read/Write
R/W = 0. Write memory.
Address bits are provided by the Destination Register (DST)
Data bits are provided by the Source Register (SRC)
R/W = 1. Read Memory.
Address bits are provided by the Destination Register (DST)
Data bits will be in Source Register (SRC) when BUSY (Status Register) will go to ”0”.
CM
Command memory.
CM = 1 Access to Command Memory
CM = 0 Access to Auxiliary Memory.
CR 5/0
The meaning of these bits depends on the value of CM and R/W. The description is
given thereafter.
CM = 1
Command Memory
CM = 0
Auxiliary Memory
Command Register Bit 5 to 0
Subchannel configuration
Command if Write Memory
Status if Read Memory
Source Register
1 of 192 Input Time Slots or 1 of
2 Insertion Registers
Byte if MON channel or Primitive
if C/I channel.
Destination Register
1 of 192 Output Time Slots or 1
of 2 Extraction Registers
1 of 16 MON channels
or 1 of 16 C/I channels
Following you will find a detailed explanation case by case of the meaning of all the bits of this register.
STLC5460
19/54



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com