ST6208LD1SLASHOTP datasheet(65/104 Pages) STMICROELECTRONICS

65 / 104 page

ST6208C/ST6209C/ST6210C/ST6220C

65/104

OPERATING CONDITIONS (Cont’d)

10.3.2 Operating Conditions with Low Voltage Detector (LVD)

Subject to general operating conditions for VDD, fOSC, and TA.

Notes:

1. LVD typical data are based on TA=25°C. They are given only as design guidelines and are not tested.

2. The minimum VDD rise time rate is needed to insure a correct device power-on and LVD reset. Not tested in production.

3. Data based on characterization results, not tested in production.

Figure 39. LVD Threshold Versus VDD and fOSC

Figure 40. Typical LVD Thresholds Versus

Temperature for OTP devices

Figure

41.

Typical

LVD

thresholds

vs.

Temperature for ROM devices

Symbol

Parameter

Conditions

Min

Typ 1)

Max

Unit

VIT+

Reset release threshold

(VDD rise)

3.9

4.1

4.3

VIT-

Reset generation threshold

(VDD fall)

3.6

3.8

Vhys

LVD voltage threshold hysteresis

VIT+-VIT-

300

700

VtPOR

VDD rise time rate

mV/s

tg(VDD)

Filtered glitch delay on VDD

Not detected by the LVD

fOSC [MHz]

SUPPLY

2.5

3.5

4.5

5.5

FUNCTIONAL AREA

RESET

FUNCTIONALITY

NOT GUARANTEED

IN THIS AREA

VIT-≥3.6

DEVICE UNDER

IN THIS AREA

VOLTAGE [V]

-40°C

25°C

95°C

125°C

T [°C]

3.6

3.8

4.2

Thresholds [V]

Vdd up

Vdd down

VIT+

VIT-

-40°C

25°C

95°C

125°C

T [°C]

3.6

3.8

4.2

Thresholds [V]

Vdd up

Vdd down

VIT+

VIT-

ST6208LD1/OTP 데이터시트(PDF) 65 Page - STMicroelectronics

ST6208LD1/OTP 데이터시트(HTML) 65 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL